Hardware testing of photovoltaic inverter loss of mains protection performance

Abdulhadi, I. and Dysko, A.; (2016) Hardware testing of photovoltaic inverter loss of mains protection performance. In: 13th International Conference on Development in Power System Protection 2016 (DPSP). IET, GBR. ISBN 978-1-78561-138-4 (https://doi.org/10.1049/cp.2016.0068)

[thumbnail of Abdulhadi-Dysko-DPSP2016-hardware-testing-photovoltaic-inverter-loss-mains-protection-performance]
Preview
 Text. Filename: Abdulhadi_Dysko_DPSP2016_hardware_testing_photovoltaic_inverter_loss_mains_protection_performance.pdf
Accepted Author Manuscript
Download (608kB)| Preview

Abstract

This paper presents the findings from hardware testing of photovoltaic inverters in a realistic low voltage network setting. The objective of the tests was to evaluate the performance of inverter built-in loss of mains protection. The evaluation focuses on ensuring that this protection operates as expected during islanding situations, while avoiding spurious tripping during severe grid disturbances.

ORCID iDs

Abdulhadi, I. ORCID logoORCID: https://orcid.org/0000-0002-3657-8379 and Dysko, A. ORCID logoORCID: https://orcid.org/0000-0002-3658-7566;
CORE (COnnecting REpositories)