Impact of VSC Converter Topology on Fault Characteristics in HVDC Transmission Systems
Tzelepis, Dimitrios and Ademi, Sul and Vozikis, Dimitrios and Dysko, Adam and Subramanian, Sankara (2016) Impact of VSC Converter Topology on Fault Characteristics in HVDC Transmission Systems. In: 8th IET International Conference on Power Electronics, Machines and Drives, 2016-04-19 - 2016-04-21, The Hilton Hotel.
Preview |
Text.
Filename: Tzelepis_etal_PEMD_2016_fault_characteristics_in_hvdc_transmission_systems.pdf
Accepted Author Manuscript Download (1MB)| Preview |
Abstract
This work presents the outcome of a comprehensive study that assesses the transient behaviour of two high voltage direct current (HVDC) networks with similar structures but using different converter topologies, termed two-level and half-bridge (HB) modular multilevel converter (MMC). To quantify the impact of converter topology on DC current characteristics a detailed comparative study is undertaken in which the responses of the two HVDC network transients during dc side faults are evaluated. The behaviour of the HVDC systems during a permanent pole-to-pole and pole-to-ground faults are analysed considering a range of fault resistances, fault positions along the line, and operational conditions as a prerequisite. Fast Fourier Transform (FFT) has been conducted analysing di/dt for both converter architecture and fault types taking into consideration sampling frequency of 96 kHz in compliance with IEC-61869 and IEC-61850:9-2 for DC-side voltages and currents.
ORCID iDs
Tzelepis, Dimitrios ORCID: https://orcid.org/0000-0003-4263-7299, Ademi, Sul ORCID: https://orcid.org/0000-0003-1203-4585, Vozikis, Dimitrios ORCID: https://orcid.org/0000-0002-7196-0442, Dysko, Adam ORCID: https://orcid.org/0000-0002-3658-7566 and Subramanian, Sankara;-
-
Item type: Conference or Workshop Item(Paper) ID code: 55515 Dates: DateEvent19 April 2016Published26 October 2015AcceptedSubjects: Technology > Electrical engineering. Electronics Nuclear engineering Department: Faculty of Engineering > Electronic and Electrical Engineering Depositing user: Pure Administrator Date deposited: 10 Feb 2016 10:08 Last modified: 11 Nov 2024 16:46 Related URLs: URI: https://strathprints.strath.ac.uk/id/eprint/55515