Operation and control design of new Three-Phase inverters with reduced number of switches

Darwish, Ahmed and Wang, Yachao and Holliday, Derrick and Finney, Stephen; (2016) Operation and control design of new Three-Phase inverters with reduced number of switches. In: 2016 International Symposium on Power Electronics, Electrical Drives, Automation and Motion (SPEEDAM). IEEE, ITA. ISBN 9781509020683 (https://doi.org/10.1109/SPEEDAM.2016.7525993)

[thumbnail of Darwish-etal-SPEEDAM2016-Operation-and-control-design-of-new-Three-Phase-inverters]
Preview
 Text. Filename: Darwish_etal_SPEEDAM2016_Operation_and_control_design_of_new_Three_Phase_inverters.pdf
Accepted Author Manuscript
Download (594kB)| Preview

Abstract

DC/AC inverter topologies having reduced numbers of switches to reduce costs, total inverter size and switching losses have previously been proposed. In addition, these topologies reduce the likelihood of semiconductor switch damage, and have lower common-mode currents. This paper proposes new designs for inverters with reduced switch numbers. For three-phase systems, the proposed inverters use four switches instead of the six used in the traditional three-phase Voltage Source Inverter (VSI). Compared to the traditional Four-Switch Three-Phase (FSTP) inverter, the proposed FSTP inverters improve the voltage utilisation factor of the input dc supply, without the need for triplen injection. Sliding-mode control is used to demonstrate the dynamic response and robustness of the inverters. Also the paper presents new single-phase inverters with two switches instead of the four used in the traditional VSI. The capability of suppressing the 2nd order current harmonic from the input dc side is discussed. The basic structures of the proposed inverters and their operation, switch ratings, controller design with supporting mathematical equations, and MATLAB/SIMULINK results are presented. Practical results, based on laboratory prototype circuitry controlled using a Texas Instruments TMSF280335 DSP, are presented to demonstrate the design flexibility and operation of the proposed topologies.

ORCID iDs

Darwish, Ahmed, Wang, Yachao ORCID logoORCID: https://orcid.org/0000-0001-9058-2945, Holliday, Derrick ORCID logoORCID: https://orcid.org/0000-0002-6561-4535 and Finney, Stephen ORCID logoORCID: https://orcid.org/0000-0001-5039-3533;
  • Item type:Book Section
    ID code:59695
    Dates:
    Date
    Event
    22 June 2016
    Published
    25 February 2016
    Accepted
    Notes:© 2016 IEEE. Personal use of this material is permitted. Permission from IEEE must be obtained for all other uses, in any current or future media, including reprinting/republishing this material for advertising or promotional purposes, creating new collective works, for resale or redistribution to servers or lists, or reuse of any copyrighted component of this work in other works.
    Subjects:Technology > Electrical engineering. Electronics Nuclear engineering
    Department:Faculty of Engineering > Electronic and Electrical Engineering
    Depositing user: Pure Administrator
    Date deposited:03 Feb 2017 12:04
    Last modified:11 Nov 2024 15:08
    Related URLs:
    URI:https://strathprints.strath.ac.uk/id/eprint/59695
CORE (COnnecting REpositories)