Virtual shifting impedance method for extended range high-fidelity PHIL testing

Paspatis, Alexandros and Kontou, Alkistis and Feng, Zhiwang and Syed, Mazheruddin Hussain and Lauss, Georg and Burt, Graeme and Kotsampopoulos, Panos and Hatziargyriou, Nikos (2024) Virtual shifting impedance method for extended range high-fidelity PHIL testing. IEEE Transactions on Industrial Electronics, 71 (3). pp. 2903-2913. ISSN 0278-0046 (https://doi.org/10.1109/TIE.2023.3269467)

[thumbnail of Paspatis-etal-IEEETIE-2023-Virtual-shifting-impedance-method-for-extended-range-high-fidelity-PHIL-testing]
Preview
Text. Filename: Paspatis_etal_IEEETIE_2023_Virtual_shifting_impedance_method_for_extended_range_high_fidelity_PHIL_testing.pdf
Accepted Author Manuscript
License: Strathprints license 1.0

Download (21MB)| Preview

Abstract

A novel power hardware-in-the-loop interface algorithm, the virtual shifting impedance, is developed, validated, and demonstrated in this article. Building on existing interface algorithms, this method involves shifting a part of the software impedance to the hardware side to improve the stability and accuracy of power hardware-in-the-loop setups. However, compared to existing approaches, this impedance shifting is realized by modifying the command signals of the power amplifier controller, thus avoiding the requirement for hardware passive components. The mathematical derivation of the virtual shifting impedance interface algorithm is realized step by step, while its stability and accuracy properties are thoroughly examined. Finally, the applicability of the proposed method is verified through power hardware-in-the-loop simulation results.

ORCID iDs

Paspatis, Alexandros, Kontou, Alkistis, Feng, Zhiwang ORCID logoORCID: https://orcid.org/0000-0001-5612-0050, Syed, Mazheruddin Hussain ORCID logoORCID: https://orcid.org/0000-0003-3147-0817, Lauss, Georg, Burt, Graeme ORCID logoORCID: https://orcid.org/0000-0002-0315-5919, Kotsampopoulos, Panos and Hatziargyriou, Nikos;