FPGA implementation of a TVWS up- and down converter using non-power-of-two FFT modulated filter banks

Tools

Anis, Vianney and Guo, Jincheng and Weiss, Stephan and Crockett, Louise H. (2019) FPGA implementation of a TVWS up- and down converter using non-power-of-two FFT modulated filter banks. In: 27th European Signal Processing Conference, 2019-09-02 - 2019-09-06.

[thumbnail of Anis-etal-EUSIPCO-2019-FPGA-implementation-of-a-TVWS-up-and-down-converter]
Preview
 Text. Filename: Anis_etal_EUSIPCO_2019_FPGA_implementation_of_a_TVWS_up_and_down_converter.pdf
Accepted Author Manuscript
Download (222kB)| Preview

Abstract

This paper addresses an oversampled filter bank (OSFB) approach to up- and down-convert any or all of the 40 channels in the United Kingdom's TV white space (TVWS). We particularly consider the use of non-power-of-two fast Fourier transforms (FFTs), which provides a greater choice of design parameters over existing OSFB implementations. Using a field-programmable gate array (FPGA) software defined radio (SDR) platform, we compare two different 40-point FFT-based implementations of the system - one fully parallelised, one serialised- with an existing design using a radix-two 64-point FFT in terms of implementation cost and power consumption.

ORCID iDs

Anis, Vianney, Guo, Jincheng, Weiss, Stephan ORCID logoORCID: https://orcid.org/0000-0002-3486-7206 and Crockett, Louise H. ORCID logoORCID: https://orcid.org/0000-0003-4436-0254;
CORE (COnnecting REpositories)