Modelling and analysis of asymmetrical latency in packet-based networks for current differential protection application

Blair, Steven M. and Booth, Campbell D. and De Valck, Bram and Verhulst, Dominique and Wong, Kin-Yee (2018) Modelling and analysis of asymmetrical latency in packet-based networks for current differential protection application. IEEE Transactions on Power Delivery, 33 (3). pp. 1185-1193. ISSN 0885-8977 (https://doi.org/10.1109/TPWRD.2017.2738921)

[thumbnail of Blair-etal-IEEETPD2017-Modelling-and-analysis-of-asymmetrical-latency-in-packet-based]
Preview
 Text. Filename: Blair_etal_IEEETPD2017_Modelling_and_analysis_of_asymmetrical_latency_in_packet_based.pdf
Accepted Author Manuscript
Download (2MB)| Preview

Abstract

Current differential protection typically requires symmetrical communications channels—with equal latency in each direction—for correct operation. Conventionally, this has been delivered using protocols such as IEEE C37.94 over a Time-Division Multiplexing (TDM) wide-area network (WAN). Modern packet-based WANs offer improvements in efficiency, flexibility, and cost-effectiveness for utility applications. However, jitter is unavoidable in packet-based networks and, in extreme cases, jitter inevitably results in substantial asymmetrical latency in communications paths. This paper clearly defines how a new source of asymmetry arises due to the use of "de-jitter" buffers, which can jeopardize critical protection services. This is demonstrated using an analytical modelling approach, which precisely quantifies the degree of risk, and through real-time demonstration with actual devices, involving current differential protection over an IP/MPLS WAN. Using a novel method of real-time manipulation of Ethernet traffic to emulate large WANs, the modelling approach has been validated. It is shown how the sensitivity of relays to asymmetry depends on the protection settings and the magnitude of the measured load current. To address the risk of protection maloperation, a new approach for compensating for asymmetrical latency has been comprehensively validated. These developments will be of immediate interest to utilities operating, or migrating to, a packet-based infrastructure.

  • Item type:Article
    ID code:61418
    Dates:
    Date
    Event
    1 June 2018
    Published
    11 August 2017
    Published Online
    29 July 2017
    Accepted
    Notes:© 2018 IEEE. Personal use of this material is permitted. Permission from IEEE must be obtained for all other uses, in any current or future media, including reprinting/republishing this material for advertising or promotional purposes, creating new collective works, for resale or redistribution to servers or lists, or reuse of any copyrighted component of this work in other works.
    Subjects:Technology > Electrical engineering. Electronics Nuclear engineering
    Department:Faculty of Engineering > Electronic and Electrical Engineering
    Depositing user: Pure Administrator
    Date deposited:31 Jul 2017 11:05
    Last modified:26 Apr 2024 00:28
    Related URLs:
    URI:https://strathprints.strath.ac.uk/id/eprint/61418
CORE (COnnecting REpositories)