New hybrid thyristor-based multilevel converter with DC fault blocking capability, for HVDC applications

Abdelaziz, Yousef N. and Ahmed, Khaled H. and Williams, Barry W. (2024) New hybrid thyristor-based multilevel converter with DC fault blocking capability, for HVDC applications. IEEE Transactions on Power Electronics, 39 (1). pp. 911-923. 10298816. ISSN 1941-0107 (https://ieeexplore.ieee.org/document/10298816/)

[thumbnail of Abdelaziz-etal-IEEETPE-2023-New-hybrid-thyristor-based-multilevel-converter-with-DC-fault-blocking-capability-for-HVDC-applications]
Preview
 Text. Filename: Abdelaziz-etal-IEEETPE-2023-New-hybrid-thyristor-based-multilevel-converter-with-DC-fault-blocking-capability-for-HVDC-applications.pdf
Accepted Author Manuscript
License: Strathprints license 1.0
Download (2MB)| Preview

Abstract

High voltage direct current systems are the most suitable solution for distant high-power transmission, where modular multilevel converters (MMCs) are now utilized due to their controllability, modularity, redundancy, and scalability. Dc fault blocking capability in MMCs is normally achieved by using full-bridge submodules (FB-SMs) in the arms. However, using FB-SMs results in a high semiconductor count, which increases power losses and the overall cost. In this article, a new hybrid thyristor-based multilevel converter (HTMC) with dc fault blocking capability is proposed that uses a low number of FB-SMs with a majority of half-bridge submodules and antiparallel thyristor valves. The theory of operation is detailed including the function of each element and thyristor valve commutation. Full parameter analysis is provided for the proposed converter. The claims of the article are verified using a MATLAB Simulink model and an experimental test rig. Additionally, a detailed comparison with other viable converters is provided, which establishes that the proposed HTMC converter offers a low number of IGBTs, and lower cost and losses, with dc fault-blocking capability.

  • Item type:Article
    ID code:87173
    Dates:
    Date
    Event
    1 January 2024
    Published
    20 October 2023
    Accepted
    Notes:Copyright © 2023 IEEE. Personal use of this material is permitted. Permission from IEEE must be obtained for all other uses, in any current or future media, including reprinting/republishing this material for advertising or promotional purposes, creating new collective works, for resale or redistribution to servers or lists, or reuse of any copyrighted component of this work in other works.
    Subjects:Technology > Electrical engineering. Electronics Nuclear engineering
    Department:University of Strathclyde > University of Strathclyde
    Depositing user: Pure Administrator
    Date deposited:06 Nov 2023 09:48
    Last modified:21 Nov 2024 01:24
    URI:https://strathprints.strath.ac.uk/id/eprint/87173
CORE (COnnecting REpositories)