A new scheme of symmetric multilevel inverter with reduced number of circuit devices

Hosseini, Seyyed Hossein and Ravadanegh, Sajad Najafi and Karimi, Masoumeh and Naderi, Yahya and Oskuee, Mohammad Reza Jannati; (2016) A new scheme of symmetric multilevel inverter with reduced number of circuit devices. In: 2015 9th International Conference on Electrical and Electronics Engineering (ELECO). IEEE, Piscataway, N.J., pp. 1072-1078. ISBN 978-6-0501-0737-1 (https://doi.org/10.1109/ELECO.2015.7394504)

[thumbnail of Hosseini-etal-ELECTO-2015-A-new-scheme-of-symmetric-multilevel-inverter-with-reduced]
Preview
Text. Filename: Hosseini_etal_ELECTO_2015_A_new_scheme_of_symmetric_multilevel_inverter_with_reduced.pdf
Accepted Author Manuscript

Download (295kB)| Preview

Abstract

In this paper, a sophisticated configuration for symmetric multilevel voltage source inverters is proposed. In multilevel inverters, the costs, circuit size so installation space, complexness of control scheme and reliability are directly depended to the amount of circuit devices required. The provided comparison study among proposed inverter, CHB and recently introduced converters, validates that the proposed inverter reduces the requirements for circuit devices, including power semi-conductor switches, IGBTs, diodes, gate driver circuits and DC voltage sources. The given simulation results confirms the feasibleness of the projected modular structure. Also, to approve the practicality of the proposed inverter, a prototype of the proposed topology has been implemented. Finally simulation and experimental results are compared with one another and therefore the provided comparison shows that the obtained results are in sensible agreements.

ORCID iDs

Hosseini, Seyyed Hossein, Ravadanegh, Sajad Najafi, Karimi, Masoumeh, Naderi, Yahya ORCID logoORCID: https://orcid.org/0000-0003-1817-8117 and Oskuee, Mohammad Reza Jannati;