High-level synthesis for medical image processing on Systems on Chip : a case study

Robinson, Fraser D and Crockett, Louise H and Nailon, William H and Stewart, Robert W; (2016) High-level synthesis for medical image processing on Systems on Chip : a case study. In: 2016 26th International Conference on Field Programmable Logic and Applications (FPL), 2016. EPFL, CHE. ISBN 9781509008513

[thumbnail of Robinson-etal-FPL2016-High-level-synthesis-for-medical-image-processing-on-systems-on-chip]
Preview
 Text (Robinson-etal-FPL2016-High-level-synthesis-for-medical-image-processing-on-systems-on-chip)
Robinson_etal_FPL2016_High_level_synthesis_for_medical_image_processing_on_systems_on_chip.pdf
Accepted Author Manuscript
Download (97kB)| Preview

    Abstract

    Adaptive radiotherapy is a technique intended to increase the accuracy of radiotherapy. Currently, it is not clinically feasible due to the time required to process the images of patient anatomy. Hardware acceleration of image processing algorithms may allow them to be carried out in a clinically acceptable timeframe. This paper presents the experiences encountered using high-level synthesis tools to design an accelerated segmentation algorithm for computed tomography images targeted for implementation on a System on Chip. Hardware coprocessors and their interfaces for optimal threshold generation and 3D mean filter algorithms were synthesised from C++ functions. Hardware acceleration significantly outperformed the software only implementation. The high-level synthesis tools allowed the rapid exploration of different design options. However, hardware design knowledge was still necessary in order to interpret the results effectively.

    ORCID iDs

    Robinson, Fraser D ORCID logoORCID: https://orcid.org/0000-0002-2475-0880, Crockett, Louise H, Nailon, William H and Stewart, Robert W ORCID logoORCID: https://orcid.org/0000-0002-7779-8597;
    • Item type:Book Section
      ID code:57498
      Dates:
      Date
      Event
      29 September 2016
      Published
      3 July 2016
      Accepted
      Notes:© 2016 IEEE. Personal use of this material is permitted. Permission from IEEE must be obtained for all other uses, in any current or future media, including reprinting/republishing this material for advertising or promotional purposes, creating new collective works, for resale or redistribution to servers or lists, or reuse of any copyrighted component of this work in other works.
      Keywords:high level synthesis, FPGA, system on chip, medical imaging, Electrical engineering. Electronics Nuclear engineering, Biomedical Engineering, Electrical and Electronic Engineering
      Subjects:Technology > Electrical engineering. Electronics Nuclear engineering
      Department:Faculty of Engineering > Biomedical Engineering
      Faculty of Engineering > Electronic and Electrical Engineering
      Depositing user: Pure Administrator
      Date deposited:22 Aug 2016 14:16
      Last modified:17 Jun 2021 01:35
      Related URLs:
      URI:https://strathprints.strath.ac.uk/id/eprint/57498
    CORE (COnnecting REpositories)