Picture of DNA strand

Pioneering chemical biology & medicinal chemistry through Open Access research...

Strathprints makes available scholarly Open Access content by researchers in the Department of Pure & Applied Chemistry, based within the Faculty of Science.

Research here spans a wide range of topics from analytical chemistry to materials science, and from biological chemistry to theoretical chemistry. The specific work in chemical biology and medicinal chemistry, as an example, encompasses pioneering techniques in synthesis, bioinformatics, nucleic acid chemistry, amino acid chemistry, heterocyclic chemistry, biophysical chemistry and NMR spectroscopy.

Explore the Open Access research of the Department of Pure & Applied Chemistry. Or explore all of Strathclyde's Open Access research...

FPGA implementation of a cyclostationary detector for OFDM signals

Allan, Douglas and Crockett, Louise and Weiss, Stephan and Stuart, Kenneth and Stewart, Robert W. (2016) FPGA implementation of a cyclostationary detector for OFDM signals. In: The 2016 European Signal Processing Conference, 2016-08-29 - 2016-09-02, Hotel Hilton Budapest.

[img]
Preview
Text (Allan-etal-EUSIPCO-2016-FPGA-implementation-of-a-cyclostationary-detector-for-OFDM-signals)
Allan_etal_EUSIPCO_2016_FPGA_implementation_of_a_cyclostationary_detector_for_OFDM_signals.pdf
Accepted Author Manuscript

Download (641kB)| Preview

    Abstract

    Due to the ubiquity of Orthogonal Frequency Division Multiplexing (OFDM) based communications standards such as IEEE 802.11 a/g/n and 3GPP Long Term Evolution (LTE), a growing interest has developed in techniques for reliably detecting the presence of these signals in dynamic radio systems. A popular approach for detection is to exploit the cyclostationary nature of OFDM communications signals. In this paper, we focus on a frequency domain cyclostationary detection algorithm first introduced by Giannakis and Dandawate and study its performance in detecting IEEE 802.11a OFDM signals in the presence of practical radio impairments such as Carrier Frequency offset (CFO), Phase Noise, I/Q Imbalance, Multipath Fading and DC offset. We then present a hardware implementation of this algorithm developed using MathWorks HDL Coder and provide implementation results after targeting to a Xilinx 7 Series FPGA device.