Picture map of Europe with pins indicating European capital cities

Open Access research with a European policy impact...

The Strathprints institutional repository is a digital archive of University of Strathclyde's Open Access research outputs. Strathprints provides access to thousands of Open Access research papers by Strathclyde researchers, including by researchers from the European Policies Research Centre (EPRC).

EPRC is a leading institute in Europe for comparative research on public policy, with a particular focus on regional development policies. Spanning 30 European countries, EPRC research programmes have a strong emphasis on applied research and knowledge exchange, including the provision of policy advice to EU institutions and national and sub-national government authorities throughout Europe.

Explore research outputs by the European Policies Research Centre...

Comparing SiC MOSFET, IGBT and Si MOSFET in LV distribution inverters

Roscoe, N.M. and Zhong, Y. and Finney, S.J. (2015) Comparing SiC MOSFET, IGBT and Si MOSFET in LV distribution inverters. In: 41st Annual Conference of the IEEE Industrial Electronics Society. IEEE, Piscataway, NJ.. ISBN 9781479917624 (In Press)

[img]
Preview
Text (Roscoe-etal-IECON2015-comparing-SiC-MOSFET-IGBT-and-Si-MOSFET-in-LV-distribution-inverters)
Roscoe_etal_IECON2015_comparing_SiC_MOSFET_IGBT_and_Si_MOSFET_in_LV_distribution_inverters.pdf - Accepted Author Manuscript

Download (844kB) | Preview

Abstract

Efficency, power quality and EMI are three crucial performance drivers in LVDC applications such as electrical supply, EV charging or DC aerospace. Recent developments in SiC MOSFETs and MMC for LVDC promise two significant improvements in LVDC inverter performance. However, the designer is left with many combinations of technology and inverter level to choose from. This paper aims to clarify this choice by identifying one optimum Si design and one optimum SiC design, using detailed loss calculations. An IGBT inverter is included as a baseline. Loss calculations estimate the effects of Si MOSFET switching loss and all parasitic interconnection loss. The validity of the loss estimations are verified using careful experiments on a Si MOSFET cell. Close agreement indicates that the modelling approach is valid for extension to many cells in series, and to the parallel connection of many devices. Despite the lower EMI inherent in MMC inverters, Si MOSFETs risk worse EMI, due to poor reverse recovery characteristic. Slowed device gate switching experimentally demonstrates the reduction in switching noise, promising very low EMI. This initial study has therefore identified two promising candidate SiC and Si MOSFET inverters which will be fully constructed in future work, in order to aid designers in choosing the optimum semiconductor technology and topology for LVDC inverters.