Picture of neon light reading 'Open'

Discover open research at Strathprints as part of International Open Access Week!

23-29 October 2017 is International Open Access Week. The Strathprints institutional repository is a digital archive of Open Access research outputs, all produced by University of Strathclyde researchers.

Explore recent world leading Open Access research content this Open Access Week from across Strathclyde's many research active faculties: Engineering, Science, Humanities, Arts & Social Sciences and Strathclyde Business School.

Explore all Strathclyde Open Access research outputs...

Hybrid cascaded modular multilevel converter with DC fault ride-through capability for HVDC transmission system

Li, Rui and Adam, Grain Philip and Holliday, Derrick and Fletcher, John E. and Williams, Barry W. (2015) Hybrid cascaded modular multilevel converter with DC fault ride-through capability for HVDC transmission system. IEEE Transactions on Power Delivery, 30 (4). 1853 - 1862. ISSN 0885-8977

Text (Li-etal-IEEE-TOPD-2015-Hybrid-cascaded-modular-multilevel-converter-with-DC-fault-ride-through-capability)
Li_etal_IEEE_TOPD_2015_Hybrid_cascaded_modular_multilevel_converter_with_DC_fault_ride_through_capability.pdf - Accepted Author Manuscript

Download (1MB) | Preview


A new hybrid cascaded modular multilevel converter for high-voltage dc (HVDC) transmission system is presented. The half-bridge (HB) cells are used on the main power stage and the cascade full-bridge (FB) cells are connected to its ac terminals. The main power stage generates the fundamental voltages with quite low switching frequency, resulting relatively low losses. The cascaded FB cells only attenuate the harmonics generated by the main power stage, without contribution to the power transfer. Thus, the energy storage requirement of the cascaded FB cells is low and the capacitance of FB cells is reduced significantly. Due to the dc fault reverse blocking capability of the cascaded FB cells, the proposed topology can ride-through the pole-to-pole dc fault. In addition the soft restart is achieved after the fault eliminates, without exposing the system to significant inrush current. Besides, the average-value model of the proposed topology is derived, based on which the control strategy is presented. The results show the feasibility of the proposed converter.