Picture of neon light reading 'Open'

Discover open research at Strathprints as part of International Open Access Week!

23-29 October 2017 is International Open Access Week. The Strathprints institutional repository is a digital archive of Open Access research outputs, all produced by University of Strathclyde researchers.

Explore recent world leading Open Access research content this Open Access Week from across Strathclyde's many research active faculties: Engineering, Science, Humanities, Arts & Social Sciences and Strathclyde Business School.

Explore all Strathclyde Open Access research outputs...

Arithmetic implementation techniques and methodologies for 3G uplink reception in Xilinx FPGAs

MacPherson, K.N. and Stirling, I.G. and Rice, G. and Garcia-Alis, D. and Stewart, R.W. (2002) Arithmetic implementation techniques and methodologies for 3G uplink reception in Xilinx FPGAs. In: 3rd International Conference on 3G Mobile Communications Technologies, 2002-05-08 - 2002-05-10.

Full text not available in this repository. Request a copy from the Strathclyde author

Abstract

DSP system-level design decisions can have significant effects on Field Programmable Gate Array (FPGA) hardware cost and efficiency. In this paper we demonstrate how modifymg filter coefficients and taking advantage of non-canonical implementation techniques can yield reduced FPGA hardware cost. Using the Root-Raised Cosine (RRC) pulse shaping filters required in the 3G uplink reception chain as an example, different implementation techniques are compared in terms of DSP system performance and FPGA cost. RRC filter performance is evaluated through simulation of the Adjacent Channel Selectivity (ACS) test. Simulation results are presented and the differing hardware structures are evaluated.