Short-circuit analytical model for modular multilevel converters considering DC cable capacitance
Lacerda, Vinicius Albernaz and Peña-Alzola, Rafael and Campos-Gaona, David and Monaro, Renato Machado and Anaya-Lara, Olimpo and Coury, Denis Vinicius (2020) Short-circuit analytical model for modular multilevel converters considering DC cable capacitance. IEEE Access, 8. pp. 202774-202784. ISSN 2169-3536 (https://doi.org/10.1109/ACCESS.2020.3035900)
Preview |
Text.
Filename: Lacerda_etal_IEEEAccess_2020_Short_circuit_analytical_model_for_modular_multilevel_converters.pdf
Final Published Version License: Download (1MB)| Preview |
Abstract
Developing analytical short-circuit models for Modular Multilevel Converters (MMC) is not straightforward due to their switching and blocking characteristics. Short-circuit models for MMCs have been developed previously in the literature. However, there is a lack of understanding regarding the dynamics in the short-circuit model when the DC cable capacitance is taken into account. Therefore, this work proposes an analytical pole-To-pole short-circuit model for half-bridge MMCs that considers the cable capacitance and terminal capacitors and accounts their contribution to fault dynamics. An approximated analytical model has been derived separating the system solutions in different natural frequencies. The proposed model provides an excellent approximation for a vast range of realistic system parameters. The analytical model reproduced the behaviour of the variables in the time domain and provided a clear basis for interpreting the dynamics of the voltages and currents involved.
ORCID iDs
Lacerda, Vinicius Albernaz, Peña-Alzola, Rafael, Campos-Gaona, David ORCID: https://orcid.org/0000-0002-0347-6288, Monaro, Renato Machado, Anaya-Lara, Olimpo ORCID: https://orcid.org/0000-0001-5250-5877 and Coury, Denis Vinicius;-
-
Item type: Article ID code: 76226 Dates: DateEvent4 November 2020Published1 November 2020AcceptedSubjects: Technology > Electrical engineering. Electronics Nuclear engineering Department: Faculty of Engineering > Electronic and Electrical Engineering Depositing user: Pure Administrator Date deposited: 26 Apr 2021 15:01 Last modified: 11 Nov 2024 13:03 Related URLs: URI: https://strathprints.strath.ac.uk/id/eprint/76226