Distributed current sensing technology for protection and fault location applications in HVDC networks

Tzelepis, Dimitrios and Dyśko, Adam and Booth, Campbell and Fusiek, Grzegorz and Niewczas, Pawel and Peng, Tzu Chieh (2018) Distributed current sensing technology for protection and fault location applications in HVDC networks. In: 14th International Conference on Developments in Power System Protection, 2018-03-12 - 2018-03-15, Europa Hotel.

[thumbnail of Tzelepis-etal-DPSP-2018-Distributed-current-sensing-technology-for-protection-and-fault-location-applications]
Text. Filename: Tzelepis_etal_DPSP_2018_Distributed_current_sensing_technology_for_protection_and_fault_location_applications.pdf
Accepted Author Manuscript

Download (2MB)| Preview


This paper presents a novel concept for a distributed current optical sensing network, suitable for protection and fault location applications in High Voltage Multi-terminal Direct Current (HV-MTDC) networks. By utilising hybrid Fibre Bragg Grating (FBG)-based voltage and current sensors, a network of current measuring devices can be realised which can be installed on an HV-MTDC network. Such distributed optical sensing network forms a basis for the proposed ‘single ended differential protection’ scheme. The sensing network is also a very powerful tool to implement a travelling-wave-based fault locator on hybrid transmission lines, including multiple segments of cables and overhead lines. The proposed approach facilitates a unique technical solution for both fast and discriminative DC protection, and accurate fault location, and thus, could significantly accelerate the practical feasibility of HV-MTDC grids. Transient simulation-based studies presented in the paper demonstrate that by adopting such sensing technology, stability, sensitivity, speed of operation and accuracy of the proposed (and potentially others) protection and fault location schemes can be enhanced. Fi- nally, the practical feasibility and performance of the current optical sensing system has been assessed through hardware- in-the-loop testing.