High temperature nanoscratching of single crystal silicon under reduced oxygen condition

Zare Chavoshi, Saeed and Gallo, Santiago Corujeira and Dong, Hanshan and Luo, Xichun (2017) High temperature nanoscratching of single crystal silicon under reduced oxygen condition. Materials Science and Engineering: A, 684. pp. 385-293. ISSN 0921-5093 (https://doi.org/10.1016/j.msea.2016.11.097)

[thumbnail of Chavoshi-etal-MSEA2017-High-temperature-nanoscratching-of-single-crystal-silicon]
Text. Filename: Chavoshi_etal_MSEA2017_High_temperature_nanoscratching_of_single_crystal_silicon.pdf
Accepted Author Manuscript
License: Creative Commons Attribution-NonCommercial-NoDerivatives 4.0 logo

Download (1MB)| Preview


In-situ high temperature nanoscratching of Si(110) wafer under reduced oxygen condition was carried out for the first time using a Berkovich tip with a ramp load at low and high scratching speeds. Ex-situ Raman spectroscopy and AFM analysis were performed to characterize high pressure phase transformation, nanoscratch topography and nanoscratch hardness. No remnants of high pressure silicon phases were observed along all the nanoscratch residual tracks in high temperature nanoscratching, whereas in room temperature nanoscratching, phase transformation showed a significant dependence on the applied load and scratching speed i.e. the deformed volume inside the nanoscratch made at room temperature was comprised of Si-I, Si-XII and Si-III above different threshold loads at low and high scratching speeds. Further analysis through AFM measurements demonstrated that the scratch hardness and residual scratch morphologies i.e. scratch depth, scratch width and total pile-up heights are greatly affected by the wafer temperature and scratching speed.