Scalable real-time controller hardware-in-the-loop testing for multiple interconnected converters

Avras, Andreas and Roscoe, Andrew and Burt, Graeme; (2014) Scalable real-time controller hardware-in-the-loop testing for multiple interconnected converters. In: 2014 49th International Universities Power Engineering Conference (UPEC). IEEE, ROM. ISBN 978-1-4799-6556-4 (https://doi.org/10.1109/UPEC.2014.6934620)

[thumbnail of Avras-etal-UPEC-2014-Scalable-real-time-controller-hardware-in-the-loop-testing-for-multiple]
Preview
 Text. Filename: Avras_etal_UPEC_2014_Scalable_real_time_controller_hardware_in_the_loop_testing_for_multiple.pdf
Accepted Author Manuscript
Download (1MB)| Preview

Abstract

This project is aiming to make the first steps in investigating and pushing the boundaries of real-time simulation. To that end it will focus on real-time representation of converter devices on different platforms, enabling the future coupling of prototyping controllers to power system simulation tools. The small time-step, high fidelity representation of the converter devices and the large time-step model of the grid will be carried out on RTDS Technologies, RTDS and perhaps expanding the attempt, on OPAL-RT Technologies, OPAL-RT Simulator in the future. The controller prototyping, including the converter switching strategy will be implemented on ADI's rtXand the use of other rapid controller prototyping systems will also be evaluated. This will effectively allow the exploration of the scalability and limits of such schemes. Namely, how many converters can be simulated on real-time simulation devices? How many controllers can be implemented on a prototyping platform using modern microprocessors?

ORCID iDs

Avras, Andreas ORCID logoORCID: https://orcid.org/0000-0002-8619-8913, Roscoe, Andrew ORCID logoORCID: https://orcid.org/0000-0003-1108-4265 and Burt, Graeme ORCID logoORCID: https://orcid.org/0000-0002-0315-5919;
CORE (COnnecting REpositories)