An FPGA implementation of pattern-selective pyramidal image fusion

Sims, Oliver and Irvine, James; Koch, A and Leong, P and Koch, A, eds. (2007) An FPGA implementation of pattern-selective pyramidal image fusion. In: 2006 International Conference on Field Programmable Logic and Applications, Proceedings. IEEE, ESP, pp. 709-712. ISBN 142440312X (https://doi.org/10.1109/FPL.2006.311296)

Full text not available in this repository.Request a copy

Abstract

The aim of image fusion is to combine multiple images (from one or more sensors) into a single composite image that retains all useful data without introducing artefacts. Pattern-selective techniques attempt to identify and extract whole features in the source images to use in the composite. These techniques usually rely on multiresolution image representations such as Gaussian pyramids, which are localised in both the spatial and spatial-frequency domains, since they enable identification of features at many scales simultaneously. This paper presents an FPGA implementation of pyramidal decomposition and subsequent fusion of dual video streams. This is the first reported instance of a hardware implementation of pattern-selective pyramidal image fusion. Use of FPGA technology has enabled a design that can fuse dual video streams (greyscale VGA, 30fps) in real-time, and provides approximately 100 times speedup over a 2.8GHz Pentium-4

ORCID iDs

Sims, Oliver and Irvine, James ORCID logoORCID: https://orcid.org/0000-0003-2078-6517; Koch, A, Leong, P and Koch, A
CORE (COnnecting REpositories)