Transporting multiple classes of traffic over a generic routing device - an investigation into the performance of the rapidio interconnect architecture

McKenny, M. and Dines, J. and Harle, D.A.; (2003) Transporting multiple classes of traffic over a generic routing device - an investigation into the performance of the rapidio interconnect architecture. In: ICON 2003. IEEE, AUS, pp. 39-44. ISBN 0780377885 (https://doi.org/10.1109/ICON.2003.1266164)

Full text not available in this repository.Request a copy

Abstract

RapidIO(TM) is a pseudo-serial, source-synchronous, point-to-point interconnect which enables reliable, high-speed intra-system communication. The RapidIO physical layer utilises Low-Voltage Differential Signaling (LVDS) pairs that interconnect RapidIO link partners belonging to end-points or central switch fabrics. The following is an investigation into the performance of the RapidIO architecture when deployed as the interconnection between the components of a generic switch device. A discrete event simulation model of such a system has been developed enabling various compositions of traffic to be offered to the device. Extensive simulations have enabled a quantitative analysis of various performance metrics that indicate how the device deals with various classes of traffic under saturating and non-saturating aggregate traffic loads. The results therefore provide an insight into the general performance capabilities of the RapidIO architecture as a transport protocol as well as outlining some specific issues regarding implementing RapidIO to interconnect components of a generic switch device

ORCID iDs

McKenny, M., Dines, J. and Harle, D.A. ORCID logoORCID: https://orcid.org/0000-0002-0534-1096;
CORE (COnnecting REpositories)