Compact iterative FPGA camellia algorithm implementations

Denning, D. and Irvine, J. and Devlin, M. (2004) Compact iterative FPGA camellia algorithm implementations. In: 3rd International Conference on Field-Programmable Technology, 2004-12-06 - 2004-12-08.

Full text not available in this repository.Request a copy from the Strathclyde author

Abstract

In this paper we present various iterative Camellia encryption algorithm implementations. The algorithm uses a 128-bit key, which keeps the algorithm as small as possible. The purpose for this implementation is for low-cost or area-restricted implementations suitable for embedded or mobile applications. We discuss the design and implementation considerations for a feedback architecture and achieve a throughput of 426Mbits/sec without key scheduling and 388Mbit/sec with key scheduling.