Picture of neon light reading 'Open'

Discover open research at Strathprints as part of International Open Access Week!

23-29 October 2017 is International Open Access Week. The Strathprints institutional repository is a digital archive of Open Access research outputs, all produced by University of Strathclyde researchers.

Explore recent world leading Open Access research content this Open Access Week from across Strathclyde's many research active faculties: Engineering, Science, Humanities, Arts & Social Sciences and Strathclyde Business School.

Explore all Strathclyde Open Access research outputs...

The use of real time digital simulation and hardware in the loop to de-risk novel control algorithms

Loddick, S. and Mupambireyi, U. and Blair, S. and Booth, C. and Li, X. and Roscoe, Andrew J. and Daffey, K. and Rn, L.J.W. (2011) The use of real time digital simulation and hardware in the loop to de-risk novel control algorithms. In: Power electronics and applications (EPE 2011). IEEE, New York, pp. 1-10. ISBN 9781612841670

[img]
Preview
Text (C_2011_Loddick_EPE_Converteam_RTDS_PostPrint)
C_2011_Loddick_EPE_Converteam_RTDS_PostPrint.pdf - Accepted Author Manuscript

Download (1MB) | Preview

Abstract

Low power demonstrators are commonly used to validate novel control algorithms. However, the response of the demonstrator to network transients and faults is often unexplored. The importance of this work has, in the past, justified facilities such as the T45 Shore Integration Test Facility (SITF) at the Electric Ship Technology Demonstrator (ESTD). This paper presents the use of real time digital simulation and hardware in the loop to de-risk a innovative control algorithm with respect to network transients and faults. A novel feature of the study is the modelling of events at the power electronics level (time steps of circa 2 μs) and the system level (time steps of circa 50 μs).