Design and implementation of a MEMS Cockcroft-Walton voltage multiplier
Li, L. and Uttamchandani, D.G. (2009) Design and implementation of a MEMS Cockcroft-Walton voltage multiplier. Electronics Letters, 45 (1). pp. 36-37. ISSN 0013-5194 (http://dx.doi.org/10.1049/el:20092767)
Full text not available in this repository.Request a copyAbstract
A design modification to the Cockcroft-Walton (CW) voltage multiplier is reported for the purpose of miniaturisation using MEMS. The configuration comprises a cascade of CW voltage-doublers connected through their outputs and supply points (Vdd). Each voltage doubler is a two-stage CW multiplier that consists of four switches and three capacitors. The classical CW voltage multiplier has voltage amplification of Ns, where Ns ¼ 2Nd (Nd is the number of voltage doublers), while the modified design has an amplification of 2Nd. Using this configuration, a novel MEMS voltage doubler has been experimentally realised with micro-relays and capacitors. The MEMS relays and capacitors were fabricated using the MetalMUMPs MEMS process. Measurements on the MEMS voltage doubler have been conducted. A voltage output of 400 V has been demonstrated,and the risetime is measured to be around 260 ms.
ORCID iDs
Li, L. and Uttamchandani, D.G.
-
-
Item type: Article ID code: 12817 Dates: DateEvent1 January 2009PublishedSubjects: Technology > Electrical engineering. Electronics Nuclear engineering Department: Faculty of Engineering > Electronic and Electrical Engineering Depositing user: Strathprints Administrator Date deposited: 05 Jul 2010 08:37 Last modified: 30 Jan 2025 05:55 URI: https://strathprints.strath.ac.uk/id/eprint/12817