Picture of a sphere with binary code

Making Strathclyde research discoverable to the world...

The Strathprints institutional repository is a digital archive of University of Strathclyde research outputs. It exposes Strathclyde's world leading Open Access research to many of the world's leading resource discovery tools, and from there onto the screens of researchers around the world.

Explore Strathclyde Open Access research content

HVDC Network : DC fault ride-through improvement

Adam, G.P. and Kalcon, G. and Finney, S.J. and Holliday, D. and Anaya-Lara, O. and Williams, B.W. (2011) HVDC Network : DC fault ride-through improvement. In: CIGRE 2011, 2011-09-06 - 2011-09-08.

Full text not available in this repository. (Request a copy from the Strathclyde author)

Abstract

This paper compares the transient behaviour of two HVDC networks with similar structures but which use different converter topologies, namely two-level and H-bridge modular multilevel converters. The key objective of this comparison is to show that the use of HVDC converters that inherent dc fault reversed blocking capability is beneficial to the HVDC networks in term of dc fault ride-through capability improvement (may reduce the risk of converter stations damage from over-current during dc side faults). The improvement in the HVDC network dc fault ride-through capability is achieved by stopping grid contribution to the fault current, and minimization of the transient component due to discharge of the dc side capacitors. Therefore HVDC networks that use converter stations with dc fault reversed blocking capability are expected to recover swiftly from dc side faults compared to those using converter stations without dc fault reversed blocking capability. To illustrate the outcomes of this comparison, the responses of both HVDC networks are examined when subjected to dc side faults. Issues such as lead-through and inrush currents in the ac and dc sides during and following dc faults are discussed.