Picture of scraped petri dish

Scrape below the surface of Strathprints...

The Strathprints institutional repository is a digital archive of University of Strathclyde research outputs. Explore world class Open Access research by researchers at Strathclyde, a leading technological university.

Explore

The use of real time digital simulation and hardware in the loop to de-risk novel control algorithms

Loddick, S. and Mupambireyi, U. and Blair, S. and Booth, C. and Li, X. and Roscoe, A. and Daffey, K. and Watson, J. (2011) The use of real time digital simulation and hardware in the loop to de-risk novel control algorithms. In: Proceedings of the 2011 IEEE Electric Ship Technologies Symposium (ESTS). IEEE, pp. 213-218. ISBN 9781424492725

[img]
Preview
Text (Loddick-etal-ESTS-2011-The-use-of-real-time-digital-simulation-and-hardware-in-the-loop-to-de-risk-novel)
Loddick_etal_ESTS_2011_The_use_of_real_time_digital_simulation_and_hardware_in_the_loop_to_de_risk_novel.pdf - Submitted Version

Download (1MB) | Preview

Abstract

Low power demonstrators are commonly used to validate novel control algorithms. However, the response of the demonstrator to network transients and faults is often unexplored. The importance of this work has, in the past, justified facilities such as the T45 Shore Integration Test Facility (SITF) at the Electric Ship Technology Demonstrator (ESTD). This paper presents the use of real time digital simulation and hardware in the loop to de-risk a innovative control algorithm with respect to network transients and faults. A novel feature of the study is the modelling of events at the power electronics level (time steps of circa 2 μs) and the system level (time steps of circa 50 μs).