Fault arc suppression method with elimination of line voltage drop influence for flexible distribution networks connected via power electronics

Zhang, Bin-Long and Guo, Mou-Fa and Lin, Chih-Min and Lak, Mohammadreza and Solemanifard, Sahel and Hong, Qiteng (2026) Fault arc suppression method with elimination of line voltage drop influence for flexible distribution networks connected via power electronics. IEEE Transactions on Industrial Electronics. ISSN 0278-0046 (https://doi.org/10.1109/tie.2025.3642403)

[thumbnail of Zhang-etal-IEEE-TIE-2026-Fault-arc-suppression-method-with-elimination-of-line-voltage-drop-influence]
Preview
Text. Filename: Zhang-etal-IEEE-TIE-2026-Fault-arc-suppression-method-with-elimination-of-line-voltage-drop-influence.pdf
Accepted Author Manuscript
License: Creative Commons Attribution 4.0 logo

Download (3MB)| Preview

Abstract

Single phase-to-ground (SPG) faults constitute the prevalent type of electrical failure in live distribution networks, posing critical threats including electrocution hazards, electrical fires, and widespread power supply disruptions. Power electronic converter can suppress the fault current and voltage, sustaining this suppression effect throughout the fault arc persistence period until arc extinction. However, not only does it consume additional resources, but the effect is also significantly affected by the line impedance voltage drop. This article analyzes the causes of line voltage drop and proposes an SPG fault arc suppression method for flexible distribution networks. The line voltage drop caused by the load currents of faulty feeder is eliminated by transferring the load currents via the employed flexible interconnection device during simultaneous fault arc suppression. The line voltage drop caused by the zero-sequence currents output from the device for fault arc suppression during simultaneous load current transfer is also eliminated, by only adopting the device arms connected to nonfaulty phase of the faulty feeder to output the zero-sequence currents. Extensive simulation study and experimental validation demonstrate that the fault current and voltage can be suppressed efficiently with a suppression rate of more than 98% in the case of different operating conditions.

ORCID iDs

Zhang, Bin-Long, Guo, Mou-Fa, Lin, Chih-Min, Lak, Mohammadreza, Solemanifard, Sahel and Hong, Qiteng ORCID logoORCID: https://orcid.org/0000-0001-9122-1981;