Minimizing Required DC Sources of Cascaded H-bridge Multilevel Converter for Fault Suppression in Active Distribution Networks

Bin-Long Zhang, Graduate Student Member, IEEE, Mou-Fa Guo, Member, IEEE, Mohammadreza Lak, Chih-Min Lin, Fellow, IEEE, Qiteng Hong, Senior Member, IEEE

Abstract—Single-line ground (SLG) faults are the most common faults in distribution networks. Cascaded H-bridge multilevel converters (CHMC) can be employed to suppress fault current and potential and prevent hazards promptly. However, their application is limited by their high cost and large size. This paper proposes a cost- and size-efficient implementation method of single-phase CHMC for fault suppression, performed by minimizing the required DC sources. In this method, the output voltage vector of CHMC is reconstructed during fault elimination by two mutually perpendicular sub-voltage vectors, one perpendicular and the other parallel to the target output current vector of CHMC. The sub-voltage parallel to the target output current, which provides all required active power output, is generated using an H-bridge cell supplied by a DC source with minimized capacity. The remaining H-bridge cells generate the sub-voltage perpendicular to the target output current without any DC source employment since they are solely responsible for reactive power output, thus maintaining their DC capacitor voltages. The simulation study and experimental validation have been conducted, and the results demonstrate that not only is the proposed method cost- and size-effective but also effectively ensures SLG fault elimination.

Index Terms—cascaded H-bridge multilevel converter (CHMC), minimizing DC sources, active arc suppression, active distribution networks, single-line ground (SLG) fault, fault elimination

Bin-Long Zhang is with the College of Electrical Engineering and Automation, Fuzhou University, Fuzhou 350108, China, and also with the Department of Electrical Engineering, Yuan Ze University, Taoyuan 32003, Taiwan. (primary e-mail: 220110011@fzu.edu.com; cc e-mail: belongz@foxmail.com).

Mou-Fa Guo is with the College of Electrical Engineering and Automation, Fuzhou University, Fuzhou 350108, China. (e-mail: gmf@fzu.edu.cn).

Mohammadreza Lak and Chih-Min Lin are with the Department of Electrical Engineering, Yuan Ze University, Taoyuan 32003, Taiwan. (e-mail: mrlak@saturn.yzu.edu.tw; cml@saturn.yzu.edu.tw).

Q. Hong is with the Department of Electronic and Electrical Engineering, University of Strathclyde, Glasgow, UK. (e-mail: q.hong@strath.ac.uk).

I. INTRODUCTION

WITH the development of power electronic technology, large amounts of high-capacity distributed resources are

connected to distribution networks, forming an AC-DC hybrid system [1]. The penetration of the distributed resources causes randomness in the magnitude and direction of the power flow, resulting in the conventional protection to make mistakes [2], [3]. When a single-line ground (SLG) fault occurs in the distribution network, a large fault current will be generated, seriously affecting its safe operation. [4]-[6].

Limiting fault current is a typical effective protection means, such as the use of inductive elements, superconductors, and power electronics. However, the inductive elements are less flexible than superconductors [7]-[9]. The fault current limiter based on the superconductor operates with intrinsic high resistance at high fault current and low or zero resistance at non-fault [10]. However, it still has some problems that need to be addressed: 1) a required low-temperature operating condition; 2) high cost with design, manufacture, and application [11].

Power electronics offer high flexibility and relatively low cost. In a DC system, a rectifier dc-link is connected in series to the DC line, providing a series virtual inductor with set-slope linear current and regulating the voltage drop of the inductor during a single pole grounding fault [12]. Furthermore, a bridge-type multiport fault current limiter that can be installed at the DC bus is proposed [13]. It works for all DC lines connected to the DC bus and can cooperate with the existing DC circuit breakers, so that the fault current can be limited without time delay and its internal energy dissipation circuit can suppress the negative impacts of the inductor. The same research term further proposes a hybrid DC current-limiting circuit breaker, which can limit the rising speed of current by embedded inductors and suppress their negative impacts on fault current interruption [14].

Compared with DC systems, the difference is that only the SLG fault branch current needs to be limited in AC systems [15]-[17]. Thus, power electronics need to be connected in parallel in distribution networks, which requires a higher voltage level and sine output capability [18]. One of the most typical topologies currently used is H-bridges [19], [20]. A

This is a peer-reviewed, accepted manuscript of the following paper: Zhang , B.-L., Guo, M., Lak, M., Lin , C.-M., & Hong, Q. (2024). Minimizing required DC sources of cascaded H-bridge multilevel converter for fault suppression in active distribution networks. IEEE Transactions on Industrial Electronics. Advance online publication. https://doi.org/10.1109/TIE.2024.3488279

This work was supported in part by the National Natural Science Foundation of China under Project 51677030. (Corresponding author: Mou-Fa Guo; Qiteng Hong).

single-phase single-cascade H-bridge converter is connected to the distribution network via a step-up transformer to limit the fault current [21], [22]. It can meet high voltage level access requirements, but the sinusoidal output capability needs improvement. A single-phase cascaded H-bridge multilevel converter (CHMC) can be connected directly between the neutral point and the ground. It provides a high sinusoidal zero-sequence current to compensate for the SLG fault current, and the fault potential is suppressed and clamped to zero [23]. Further, an active disturbance rejection control and a soft grid-connection scheme can be designed for the CHMC [24]. However, each H-bridge of the CHMC needs to provide a separate DC source to maintain its DC voltage, and the DC sources are inconvenient to access in the medium-voltage distribution networks. I.e., a series of step-down, rectifiers, and dc/dc conversion devices are required, resulting in large size, high cost, and heavyweight [25].

Two arms of a revised static synchronous compensator based on CHMC can be used to inject the compensation current cooperatively, allowing the DC voltages of the CHMC to be self-maintaining [26]. In addition, two-phase arms of a three-phase CHMC without DC sources are connected to the two non-faulty lines to limit fault current and suppress fault potential by working and charging in turns [27]. That could be a very novel idea, but the cost and size may increase further instead of decreasing due to the additional CHMC components and higher voltage level requirements than single-phase CHMC. Besides, all arms of a three-phase CHMC are used to optimize the performances of fault current limitation and fault potential suppression [28], [29]. However, the DC sources are still indispensable, and the additional CHMC components and higher voltage levels are still required. Despite its versatility, its cost-effectiveness in practice needs to be further evaluated [30]. Therefore, at present, the single-phase CHMC has a higher cost performance, but it is still limited by its high cost and large size caused by its DC power supply systems.

This paper presents a novel implementation approach that minimizes the number and capacity of DC sources required in the fault suppression method based on separate control of main and auxiliary modules of single-phase CHMC. The main contributions of the article are summarized as follows.

1) The output characteristics of CHMC during SLG fault suppression are comprehensively analyzed. The analysis indicates that the CHMC should deliver only a small amount of active power during fault suppression, and a single DC source with low capacity can effectively supply this active power. Accordingly, the necessary conditions for minimizing the required number and capacity of DC sources exist in SLG fault suppression through the utilization of CHMC.

2) To separate the H-bridge cells responsible for delivering active and reactive power, the output voltage vector of CHMC is restructured using two mutually perpendicular sub-voltage vectors. One sub-voltage vector is perpendicular to the target output current vector of the CHMC, while the other sub-voltage vector is parallel to it. The active power output is generated by the product of the parallel sub-voltage and the target output current, while the reactive power output is generated by the product of the perpendicular sub-voltage and the target output current. This allows for allocating distinct H-bridge cells to solely output active power (the parallel sub-voltage) or reactive power (perpendicular sub-voltage).

3) An H-bridge supplied by a DC source is controlled as a main module to generate the sub-voltage parallel to the target output current and is solely responsible for active power output. The capacity of this DC source is low since CHMC should deliver only a small amount of active power during fault suppression. The other H-bridge cells are controlled as auxiliary modules to generate the sub-voltage perpendicular to the target output current without any DC source employment since they are solely responsible for reactive power output, thus maintaining their DC capacitor voltages. In this way, the proposed implementation method effectively minimizes the capacity and number of required DC sources, reducing cost and size.

The remainder of this paper is organized as follows: the analysis of CHMC output characteristics under SLG fault is introduced in Section II. The proposed method is presented in Section III. The simulation study and experimental validation are presented in Section IV and Section V, respectively. The conclusions are elaborated in Section VI.

II. ANALYSIS OF CHMC OUTPUT CHARACTERISTICS UNDER SLG FAULT

A schematic diagram of a distribution network with an SLG fault and a CHMC is shown in Fig. 1. The distribution network contains n feeder lines with hybrid overhead lines and cable lines, and they have parallel impedances induced with ground, i.e., line-to-ground impedance (LGI). The scaled-up distributed resources are connected, including photovoltaic (PV) plant and energy storage (ES) plant, forming active distribution networks. CHMC is connected between the neutral point constructed by a zigzag transformer and the earth, and the zigzag transformer is connected to the busbar of the active distribution network.



Fig. 1. Schematic diagram of active distribution network.

The topological structure of a distribution network with an SLG fault and a CHMC is shown in Fig. 2. Assuming that the SLG fault occurs in phase A, based on the analysis method of asymmetric faults in power systems [31], [32], [33], the zero-sequence equivalent circuit of the distribution network is drawn in Fig. 3. Where R_0 and C_0 are the induced zero-sequence line-to-ground resistance and capacitance, respectively. i_f is the fault current, and R_f is the fault resistance. e_A is the line-to-neutral voltage of the faulty phase. u_M is the modulated CHMC output voltage. L and R are the filter inductor and the equivalent resistance of the CHMC branch circuit. u_L , u_R , and u_f are the voltages of L, R, and R_f , respectively. u_N is the neutral point voltage, and i_N is the



current from the CHMC output to the neutral point.

Fig. 2. Topological structure of distribution network with CHMC and SLG fault.



Fig. 3. Zero-sequence equivalent circuit of active distribution network.

According to Fig. 3 and Kirchhoff's current law (KCL), it can be expressed as

$$i_{\rm N} - i_{\rm f} = u_{\rm N} \left(\frac{1}{R_0} + j \omega C_0 \right) \tag{1}$$

where

$$i_{\rm f} = \frac{u_{\rm N} + e_{\rm A}}{R_{\rm f}} \tag{2}$$

$$i_{\rm N} = \frac{u_{\rm M} - u_{\rm N}}{R + j\omega L} \tag{3}$$

By controlling $u_{\rm M}$, when $i_{\rm N}$ is regulated as

$$i_{\rm N} = u_{\rm N} \left(\frac{1}{R_0} + j \omega C_0 \right) \tag{4}$$

The SLG fault current is regulated as $i_f = 0$, and $u_N = -e_A$, the fault potential is $u_f = 0$, so that the fault factors can be removed in time to avoid the negative impacts of SLG fault. At this time, the modulation voltage of the CHMC u_M can be calculated by

$$u_{\rm M} = u_{\rm N} \left(\frac{1}{R_0} + j\omega C_0 \right) (R + j\omega L) + u_{\rm N}$$

= $-e_{\rm A} \left(\frac{1}{R_0} + j\omega C_0 \right) (R + j\omega L) - e_{\rm A}$ (5)

Typically, the three line-to-neutral voltages are expressed as $\sum_{i=1}^{n} \frac{1}{i} \left(\sum_{i=1}^{n} \frac{1}{i} \right)^{n}$

$$e_{\rm A} = E_{\rm m} \sin(\omega t + \theta_0)$$

$$e_{\rm B} = E_{\rm m} \sin\left(\omega t + \theta_0 - \frac{2}{3}\pi\right)$$

$$e_{\rm C} = E_{\rm m} \sin\left(\omega t + \theta_0 + \frac{2}{3}\pi\right)$$
(6)

where E_m and θ_0 are the amplitude and initial angle of the

line-to-neutral voltage. Since R_0 and C_0 are constants and can be measured [25], the reference current i_N is determined based on (4), and can be written as

$$i_{\rm N} = I_{\rm N} \sin\left(\omega t + \theta_0 - \alpha_0 - \frac{\pi}{2}\right) \tag{7}$$

where

$$I_{\rm N} = E_{\rm m} \sqrt{\frac{1}{R_0^2} + \omega^2 C_0^2}$$

$$\alpha_0 = \arctan \frac{1}{\omega R_0 C_0}$$
(8)

Correspondingly, $u_{\rm L}$ and $u_{\rm R}$ can be expressed as

$$u_{\rm L} = I_{\rm N}\omega L\sin(\omega t + \theta_0 - \alpha_0 + \pi)$$

$$u_{\rm R} = I_{\rm N}R\sin\left(\omega t + \theta_0 - \alpha_0 + \frac{\pi}{2}\right)$$
(9)

Therefore, the active power $p_{\rm M}$ and reactive power $q_{\rm M}$ output by the CHMC can be presented as

$$p_{\rm M} = \operatorname{Re}\left(u_{\rm M}\dot{i}_{\rm N}\right) = \frac{I_{\rm N}^2 R}{2} + \frac{I_{\rm N} E_{\rm m}}{2} \cos\left(-\alpha_0 + \frac{\pi}{2}\right)$$

$$q_{\rm M} = \operatorname{Im}\left(u_{\rm M}\dot{i}_{\rm N}\right) = -\frac{I_{\rm N}^2 \omega L}{2} + \frac{I_{\rm N} E_{\rm m}}{2} \sin\left(-\alpha_0 + \frac{\pi}{2}\right)$$
(10)

Since the damping rate d of the distribution network typically does not exceed 5% [34], [35], i.e. $R_0 \square 1/\omega C_0$, α_0 is small according to (8), and the active power consumed by R is sufficiently small. Consequently, the CHMC provides a large amount of reactive power q_M and a small amount of active power p_M .

III. PROPOSED METHOD

Considering the analysis in section II, the CHMC's active power output generally does not exceed 5% of the total output capacity during fault suppression. Accordingly, this section proposes an implementation method to minimize the number and capacity of DC sources equipped with the CHMC. In this regard, the following voltage vector group is constructed.

Since the neutral point voltage of the distribution network is regulated as $u_N = -e_A$ during SLG fault suppression, the zero-sequence equivalent circuit in Fig.3 can be further equivalent, as shown in Fig. 4.



Fig. 4. Zero-sequence equivalent circuit of active distribution network during SLG fault suppression.

In order to minimize the number and capacity of DC sources equipped with the CHMC, the following voltage vector group is constructed.

$$u_{1} = U_{1} \sin\left(\omega t + \theta_{0} - \alpha_{0} - \frac{\pi}{2}\right)$$

$$u_{2} = U_{2} \sin\left(\omega t + \theta_{0} - \alpha_{0} + \pi\right)$$

$$u_{1} + u_{2} + u_{L} + u_{R} = u_{N} = -e_{A}$$
(11)

12)

where U_1 and U_2 are the amplitude of u_1 and u_2 . Thus, the voltage and current vectors can be drawn in Fig. 5. Where the vectors u_1 and u_R are parallel to the vector i_N , and vectors u_2 and u_L are perpendicular to the vector i_N .



Fig. 5. Voltage and current vectors of CHMC circuit.

Therefore, it can be presented as

$$u_{\rm M} = u_1 + u_2 \tag{(}$$

In this case, the active power and reactive power output by the CHMC can be rewritten as

$$p_{\rm M} = \operatorname{Re}(u_{\rm M}i_{\rm N}) = u_{\rm I}i_{\rm N} = \frac{U_{\rm I}I_{\rm N}}{2}$$

$$q_{\rm M} = \operatorname{Im}(u_{\rm M}i_{\rm N}) = u_{\rm 2}i_{\rm N} = -\frac{U_{\rm 2}I_{\rm N}}{2}$$
(13)

Based on Fig. 5, u_1 is minimized in the right triangle formed by the voltage vectors u_1 , u_2 , u_L , u_R , and u_N . Restoring the controllable voltage source in Fig. 4 to the CHMC topology, let one of the cells of the CHMC as a main module output a voltage u_1 , and the remaining cells of the CHMC as auxiliary modules output a voltage u_2 , Fig. 6 can be drawn as follows.



Fig. 6. Schematic diagram of CHMC with a single minimized DC source.

In this way, all required active power is supplied by the main module, and the auxiliary modules only supply reactive power. Consequently, during SLG fault suppression, only the main module needs to be equipped with a DC source to maintain its DC-link voltage stability, and the single DC source capacity is minimized due to the fact that u_1 is minimized. The DC-link capacitor voltages of the auxiliary modules are maintained on their own without the need for DC sources.

According to the damping rate not exceeding 5%, it can be presented that

$$d = \frac{1}{\omega R_0 C_0} \le 5\% \tag{14}$$

Thereby,

$$p_{\rm M} = \frac{u_{\rm N}^2}{R_0} \le 5\% \,\omega C_0 u_{\rm N}^2 = 0.05 q_{\rm M} \tag{15}$$

Combining this with (13), it can be obtained that

$$U_1 \le 0.05U_2$$
 (16)

For a distribution network with a line-to-line voltage of 1 p.u., the amplitude of the phase voltage of the distribution network is $\sqrt{6}/3$ p.u., so the output voltage amplitude level of the CHMC needs to be greater than $\sqrt{6}/3$ p.u., i.e.,

$$\sqrt{6/3} \le U_1 + U_2 \le 0.05U_2 + U_2 = 1.05U_2$$
 (17)

Consequently, the output voltage amplitude levels of the main and auxiliary modules need to meet $U_1 \ge \sqrt{6}/63$ p.u. and $U_2 \ge 20\sqrt{6}/63$ p.u.. I.e., the DC source voltage of the main module should be more than $\sqrt{6}/63$ p.u.. Therefore, if the number of cascades of a CHMC is N, the number of main modules can be determined to be $\lceil N/21 \rceil$, and the number of auxiliary modules can be determined to be $N - \lceil N/21 \rceil$.

For example, in a 10kV distribution network, the amplitude of the phase voltage is not more than 8165V. Therefore, based on (17), the output voltage amplitude level of the CHMC needs to be greater than 8165V, and the output voltage amplitude levels of the main and auxiliary modules need to meet $U_1 \ge 388.81$ and $U_2 \ge 7776.2$. I.e., the DC source voltage of the main module should be more than 388.81V. Therefore, when the number of cascades of a CHMC is 10, the number of main modules is determined to be 1 and the number of auxiliary modules is determined to be 9, which can meet the above voltage amplitude requirements.

A. Evaluation and Control of Auxiliary Modules

Based on the above analysis, the controls of the main module and the auxiliary modules should be designed separately. The overall control structure of the main and auxiliary modules is drawn, as shown in Fig. 7.



Fig. 7. Overall control structure of main and auxiliary modules.

The control target of the auxiliary modules should be its output voltage. Based on Fig. 5, the amplitude of the output voltage reference value can be calculated as

$$|u_{2_{ref}}| = |u_{N}|\cos\alpha_{0} - |u_{L}| = |-e_{A}|\cos\alpha_{0} - I_{N}\omega L$$
$$= E_{m}\cos\left(\arctan\frac{1}{\omega R_{0}C_{0}}\right) - \omega L E_{m}\sqrt{\frac{1}{R_{0}^{2}} + \omega^{2}C_{0}^{2}}$$
(18)

Therefore, the output voltage reference value u_{2_ref} of the auxiliary modules can be calculated as

$$u_{2_ref} = \left| u_{2_ref} \right| sin \left(\omega t + \theta_0 - \arctan \frac{1}{\omega R_0 C_0} + \pi \right)$$
(19)

The output multilevel voltage u_2 is filtered through a second-order generalized integral (SOGI) and a phase-locked loop (PLL) to extract the fundamental frequency component and then used as a feedback signal. The quasi-proportional resonance (Q-PR) control is used to achieve different-free tracking of AC voltage signal. Although the auxiliary modules theoretically provide only reactive power, the CHMC circuit actually generates active power losses, resulting in a slight drop in DC-link voltages of the auxiliary modules, and the degree of voltage drop varies due to the differences of active power losses in each auxiliary module circuit. By adding the DC voltage control, the DC-link voltages of the auxiliary modules can be maintained stable and balanced. In this way, the vectorial variation of the output voltage can be drawn, as shown in Fig. 8.



Fig. 8. Vectorial variation of CHMC circuit.

Due to the slight active losses of the CHMC circuit, the actual output voltage of the auxiliary modules is u_2'' which is not exactly perpendicular to the vector i_N , i.e., $\alpha_0'' < \alpha_0$, the active power output by the auxiliary modules is

$$p_2 = \frac{U_2'' I_N}{2} \cos\left(-\frac{\pi}{2} + \alpha_0 - \alpha_0''\right) > 0$$
 (20)

Therefore, the DC capacitors of the auxiliary modules are generally externally discharged, so that the DC-link voltages drop to varying degrees.

The reactive power output by the auxiliary modules is

$$q_{2} = \frac{U_{2}''I_{\rm N}}{2}\sin\left(-\frac{\pi}{2} + \alpha_{0} - \alpha_{0}''\right) \neq -\frac{U_{2}I_{\rm N}}{2}$$
(21)

I.e., if the active losses of the CHMC circuit are not taken into account in the control, the active power and reactive power converted by the auxiliary modules have errors, which are

$$\Delta p_{2} = -\frac{U_{2}''I_{N}}{2}cos\left(-\frac{\pi}{2} + \alpha_{0} - \alpha_{0}''\right) < 0$$

$$\Delta q_{2} = -\frac{U_{2}I_{N}}{2} - \frac{U_{2}''I_{N}}{2}sin\left(-\frac{\pi}{2} + \alpha_{0} - \alpha_{0}''\right) < 0$$
(22)

Through the DC voltage control, the actual output voltage of the auxiliary modules is regulated to u'_2 which is still not exactly perpendicular to the vector i_N , but $\alpha'_0 > \alpha_0$, the active power output by the auxiliary modules is

$$p_2 = \frac{U_2' I_{\rm N}}{2} \cos\left(-\frac{\pi}{2} + \alpha_0 - \alpha_0'\right) < 0 \tag{23}$$

At this time, the DC capacitors of the auxiliary modules generally are internally charged, accordingly, the DC-link voltages rise evenly.

The reactive power output by the auxiliary modules is

$$q_{2} = \frac{U_{2}'I_{\rm N}}{2}\sin\left(-\frac{\pi}{2} + \alpha_{0} - \alpha_{0}'\right) \neq -\frac{U_{2}I_{\rm N}}{2}$$
(24)

I.e., through the DC voltage control, the active power and reactive power converted by the auxiliary modules have reverse errors to compensate for the dc-link voltage drop caused by the active losses of the CHMC circuit, which can be expressed as

$$\Delta p_{2} = -\frac{U_{2}'I_{N}}{2}cos\left(-\frac{\pi}{2} + \alpha_{0} - \alpha_{0}'\right) > 0$$

$$\Delta q_{2} = -\frac{U_{2}I_{N}}{2} - \frac{U_{2}'I_{N}}{2}sin\left(-\frac{\pi}{2} + \alpha_{0} - \alpha_{0}'\right) < 0$$
(25)

When the DC-link voltages rise above the reference value, the output voltage of the auxiliary modules is regulated back to u_2'' , the excessive DC-link voltages are reduced. Repeat this and the DC-link voltages can remain stable and balanced at the reference value, ensuring that the reactive power is supplied by the auxiliary modules only.

B. Evaluation and Control of the main module

Due to the fluctuation of the output voltage of the auxiliary modules around the reference value u_2 caused by the DC voltage control, the output voltage of the main module should also be regulated accordingly so that the output current of the CHMC is i_N , ensuring that the SLG fault current is $i_f = 0$ and the neutral point voltage is $u_N = -e_A$.

Therefore, the main module is used to control the output current, and the output current reference value i_{N_ref} of the main module can be calculated as

$$i_{\text{N_ref}} = I_{\text{N}} \sin\left(\omega t + \theta_0 - \alpha_0 - \frac{\pi}{2}\right)$$
$$= E_{\text{m}} \sqrt{\frac{1}{R_0^2} + \omega^2 C_0^2} \sin\left(\omega t + \theta_0 - \arctan\frac{1}{\omega R_0 C_0} - \frac{\pi}{2}\right)$$
(26)

In this way, the output voltage of the main module can be adjusted automatically to accommodate and compensate for the fluctuation of the output voltage of the auxiliary modules, making the phase angle difference δ_0 between u_1 and i_N ultimately stable at zero, ensuring that the active power is supplied by the main module only.

I.e., when the output voltage of the auxiliary modules is $u_2^{"}$, because the output current of the CHMC is i_N , the neutral point voltage is $u_N = -e_A$, thus the output voltage of the main module is $u_1^{"}$ based on the vectorial variation of the CHMC circuit in Fig. 8, and the active power and reactive power output by the main module are

$$p_{1} = \frac{U_{1}''I_{N}}{2}cos(-\delta_{0}'') \neq \frac{U_{1}I_{N}}{2}$$

$$q_{1} = \frac{U_{1}''I_{N}}{2}sin(-\delta_{0}'') < 0$$
(27)

where δ_0'' is the phase angle difference between u_1'' and i_N . Therefore, the errors of active power and reactive power converted by the main module are

$$\Delta p_{1} = \frac{U_{1}I_{N}}{2} - \frac{U_{1}''I_{N}}{2}\cos(-\delta_{0}'') > 0$$

$$\Delta q_{1} = -\frac{U_{1}''I_{N}}{2}\sin(-\delta_{0}'') > 0$$
(28)

Since $\Delta p_1 > 0$, $\Delta p_2 < 0$, $\Delta q_1 > 0$, and $\Delta q_2 < 0$, based on (22) and (28), but the total active power and reactive power output by the CHMC are constant according to (10), $\Delta p_1 + \Delta p_2 = 0$, $\Delta q_1 + \Delta q_2 = 0$. I.e., the main module compensates for the errors caused by the fluctuation of the output voltage of the auxiliary modules, which is also in accordance with the output power conservation theorem of the CHMC circuit.

Similarly, when the output voltage of the auxiliary modules is u'_2 , the output voltage of the main module is u'_1 . In this case, the active power and reactive power output by the main module are represented as

$$p_{1} = \frac{U_{1}'I_{N}}{2}cos(-\delta_{0}') \neq \frac{U_{1}I_{N}}{2}$$

$$q_{1} = \frac{U_{1}'I_{N}}{2}sin(-\delta_{0}') < 0$$
(29)

where δ'_0 is the phase angle difference between u'_1 and i_N . Therefore, the errors of active power and reactive power converted by the main module are

$$\Delta p_{1} = \frac{U_{1}I_{N}}{2} - \frac{U_{1}'I_{N}}{2}cos(-\delta_{0}') < 0$$

$$\Delta q_{1} = -\frac{U_{1}'I_{N}}{2}sin(-\delta_{0}') > 0$$
(30)

According to the output power conservation theorem of the CHMC circuit, the main module similarly compensates for errors caused by the fluctuation of the output voltage of the auxiliary modules, i.e., since $\Delta p_1 < 0$, $\Delta p_2 > 0$, $\Delta q_1 > 0$, and $\Delta q_2 < 0$, as in (25) and (30), but the active power and reactive power output by the CHMC still are constant in accordance with (10), $\Delta p_1 + \Delta p_2 = 0$, $\Delta q_1 + \Delta q_2 = 0$.

IV. SIMULATION STUDY

The proposed method is verified through simulation on MATLAB/Simulink. The distribution network with SLG fault and CHMC with minimized DC source are built based on Fig. 1. The three-phase circuit ratio is 29.13, and the SLG short-circuit ratio is 0.17. The main parameters are shown in Table I.

TABLE I Main Simul ation Parameters

Symbol	Parameters	Value		
C_0	Line-to-ground capacitance	26.49 [µF]		
R_0	Line-to-ground resistance	5 [kΩ]		
Ν	Number of H-bridges in CHMC	10		
u _{cn}	DC-link voltages of CHMC	1000 [V]		
$C_{\rm N}$	DC-link capacitors	2200 [µF]		
L	Filter inductor of CHMC	0.01 [H]		
R	Equivalent resistor of CHMC branch	0.1 [Ω]		

A. Output Performances of CHMC

Based on the simulation parameters, the active power and reactive power calculated by (10) are 24.42 kW and 290.12 kvar, respectively. Assuming that the SLG fault occurs at t = 0.05 s, when the CHMC starts to output current at t = 0.1 s, the output performances of the CHMC are shown in Fig. 9 and



Fig. 9. Output performances of CHMC.



Fig. 10. Harmonics analysis of output voltages of CHMC.

The output voltages u_1 and u_2 are controlled separately, and their phase difference with output current i_N are 0° and 90°, respectively. Thus, the main module outputs only active power of 25.56 kW, and the auxiliary modules output only reactive power of 294.26 kvar, which coincides with the calculated values. The output voltage harmonics of the CHMC are effectively filtered, and the filtered output voltage u_N is equal to $-e_A$. I.e., the proposed implementation method for the main module and the auxiliary modules are validated.

B. SLG Fault Suppression Results

The SLG fault suppression results with low fault resistance of $R_{\rm f} = 10 \,\Omega$, medium fault resistances of $R_{\rm f} = 100 \,\Omega$ and 300 Ω , and high fault resistance of $R_{\rm f} = 5000 \,\Omega$ are shown in Fig. 11 and Fig. 12.



Fig. 11. Results of SLG fault current and voltage suppression under different fault resistances: (a) $R_r = 10 \Omega$; (b) $R_r = 100 \Omega$.



Fig. 12. Results of SLG fault current and voltage suppression under different fault resistances: (a) $R_{\rm f} = 300 \ \Omega$; $R_{\rm f} = 5000 \ \Omega$.

The SLG fault currents are limited to near zero, and the fault voltages are also suppressed to zero, which in turn causes the fault to be ineffective until it disappears completely. During this period, the DC-link voltages can be maintained at 1 kV.

V. EXPERIMENT VALIDATION

The proposed method is further validated on a 380V physical experimental platform, as shown in Fig. 13. The three-phase circuit ratio is 25.49, and the SLG short-circuit ratio is 0.14. Moreover, the main specifications are shown in Table II.



Fig. 13. Physical experimental platform.

TABLE II MAIN SPECIFICATIONS OF EXPERIMENTAL PLATFORM

Symbol	Parameters	Value
C_0	Line-to-ground capacitance	19.8 [µF]
R_0	Line-to-ground resistance	800/3 [Ω]
Ν	Number of H-bridges in CHMC	7
u _{cn}	DC-link voltages of CHMC	60 [V]
$C_{\rm N}$	DC-link capacitors	1000 [μF]
L	Filter inductor of CHMC	0.02 [H]
R	Equivalent resistor of CHMC branch	0.1 [Ω]

A. Output Performances of CHMC

Fig. 14 shows the output voltages of the main module and the auxiliary modules, and the output current of the CHMC. By exporting 0.5 s of .csv format data, the phase angle difference and output power of the CHMC circuit are drawn in Fig. 15. The phase difference between u_1 and i_N is 0° , and the phase difference between u_2 and i_N is 90° . The main and auxiliary modules provide active and reactive power, respectively.



Fig. 14. Output voltages of main and auxiliary modules u_1 , u_2 , and current of CHMC $-i_N$, (a): regular waveforms; (b): local highlight waveform.



Fig. 15. Phase angle difference and output power of CHMC circuit.

Fig. 16 shows the output voltage of the CHMC, the neutral voltage, and the line-to-neutral voltage of the faulty phase. $u_{\rm M}$ is filtered to $u_{\rm N}$, which is well regulated to $-e_{\rm A}$.



Fig. 16. Voltages of CHMC circuit, (a): regular waveforms; (b): local highlight waveform.

B. SLG Fault Suppression Results

The fault suppression results in the case of different fault resistances are shown in Fig. 17 - Fig. 19, including the faulty voltage, SLG fault current, and the DC capacitor voltages of the auxiliary modules. During the fault period, the larger the SLG fault resistance, the smaller the fault current, but the higher the fault potential. Nevertheless, the fault current and potential can be limited and suppressed simultaneously, and the DC capacitor voltages are maintained.

	(500 V/div)	Λ^{-u_i}	(500 V/div)
VVVV	SLG fault occurrence time	V V V V ← SI ₄ G ₁ fault occurrence time	
i _f	(2 A/div)	i _f CHMC connected t	(2 A/div) o grid to limit
u _{Cn}	fault current and fault potential (10 V/div)	u _{Cn} fault current and fault	ault potential (10 V/div)
	I → DC switch action time (50 ms/div)	C switch action time	(50 ms/div)



Fig. 17. SLG fault suppression results in the cases of different fault resistances. (a) $R_t = 10 \Omega$; (b) $R_t = 50 \Omega$.



Fig. 18. SLG fault suppression results in the cases of different fault resistances. (a): $R_t = 100 \Omega$; (b): $R_t = 500 \Omega$.



Fig. 19. SLG fault suppression results in the cases of different fault resistances, (a): $R_f = 1000 \ \Omega$; (b): $R_f = 5000 \ \Omega$.

C. Results Analysis and Discussion

Generally speaking, a desirable CHMC to eliminate SLG faults in the distribution network should have fewer peripheral components, optimized solutions, and reliable results. In this way, it can reduce cost, volume, and capacity while maintaining good performance. This part analyzes the implementation results to clarify the proposed method's performance according to the above-desired needs. Table III summarizes the CHMC implementation results based on the proposed and conventional method [24], where N is the number of H-bridge cascades. It can be seen that since the CHMC of the proposed method only needs to be equipped with a minimized DC source, the overall number of components, capacity, cost, and volume of the system is reduced to 1/N of the conventional method. Moreover, the table summarizes the suppression rate of fault current and potential under 10Ω , 50Ω , 100Ω , 500Ω , 1000 Ω , and 5000 Ω fault resistance conditions. It can be seen that the results of the proposed and conventional methods are the same in terms of fault suppression. Therefore, not only is the proposed method cost- and size-effective, but it also effectively ensures SLG fault elimination.

TABLE III
SUMMARY OF IMPLEMENTATION RESULTS FOR PROPOSED AND
CONVENTIONAL METHODS

Items	Proposed method	Conventional method
No. DC sources	1	Ν
Total capacity of DC sources	1/N p.u.	1 p.u.
No. rectifier	1	Ν
Total capacity of rectifiers	1/N p.u.	1 p.u.
No. transformer windings	2	N+1
Transformer capacity	1/N p.u.	1 p.u.
DC power supply system cost	1/N p.u.	1 p.u.
DC power supply system volume	1/N p.u.	1 p.u.
Fault current and potential suppression under $R_{\rm f} = 10\Omega$	93.16%	93.04%
Fault current and potential suppression under $R_{\rm f} = 50\Omega$	93.65%	93.62%
Fault current and potential suppression under $R_{\rm f} = 100\Omega$	94.01%	94.04%
Fault current and potential suppression under $R_{\rm f} = 500\Omega$	95.29%	95.02%
Fault current and potential suppression under $R_{\rm f} = 1000\Omega$	95.78%	95.34%
Fault current and potential suppression under $R_{\rm f} = 5000\Omega$	95.36%	94.78%

VI. CONCLUSION

This paper presents a novel implementation method of single-phase CHMC for fault suppression to minimize the required DC sources based on separate control of the main and auxiliary modules of the CHMC. Simulation and experimental results demonstrate that the proposed implementation method can allocate separate modules of CHMC to output the required active and reactive power during fault suppression. The main module delivers all required active power and is supplied by only a minimized-capacity DC source. The auxiliary modules are only responsible for providing the required reactive power, which, in turn, can maintain their DC capacitor voltages without any DC source requirement. Accordingly, DC power supply cost is reduced by more than 90%. Noteworthy that the proposed method effectively suppresses the fault current and potential by more than 93% under different fault resistances, ensuring the SLG fault elimination.

REFERENCES

- S. Zhang, M. Zhou, Z. Liu, G. Li, and L. Zhang, "Hierarchical flexible operation approach on a VSC-MTDC interconnected hybrid grid with a high share of renewable power," *IEEE Trans. Power Syst.*, vol. 37, no. 6, pp. 4936-4949, Nov. 2022.
- [2] X. Wei, X. Wang, J. Gao, D. Yang, K. Wei, and L. Guo, "Faulty feeder detection for single-phase-to-ground fault in distribution networks based on transient energy and cosine similarity," *IEEE Trans. Power Del.*, vol. 37, no. 5, pp. 3968-3979, Oct. 2022.
- [3] K. E. Antoniadou-Plytaria, I. N. Kouveliotis-Lysikatos, P. S. Georgilakis, and N. D. Hatziargyriou, "Distributed and decentralized voltage control of smart distribution networks: models, methods, and future research," *IEEE Trans. Smart Grid*, vol. 8, no. 6, pp. 2999-3008, Nov. 2017.
- [4] M. -F. Guo, J. -H. Gao, X. Shao, and D. -Y. Chen, "Location of single-line-to-ground fault using 1-D convolutional neural network and waveform concatenation in resonant grounding distribution systems," *IEEE Trans. Instrum. Meas.*, vol. 70, pp. 1-9, 2021, Art. no. 3501009.
- [5] J. -H. Gao, M. -F. Guo, S. Lin, D. -Y. Chen, "Application of semantic segmentation in High-Impedance fault diagnosis combined signal envelope and Hilbert marginal spectrum for resonant distribution networks," *Expert Syst. Appl.*, vol. 231, Nov. 2023, Art. no. 120631.
- [6] M. -F. Guo, W. -L. Liu, J. -H. Gao, and D. -Y. Chen, "A data-enhanced high impedance fault detection method under imbalanced sample scenarios in distribution networks," *IEEE Trans. Ind. Appl.*, vol. 59, no. 4, pp. 4720-4733, July-Aug. 2023.
- [7] H. Bai, X. Li, Y. Zou, and M. Li, "A novel arc suppression method based on active voltage control," *Energy Rep.*, vol. 8, no. 16, pp. 498-503, Dec. 2022.
- [8] M. Barzegar-Kalashani, and M. A. Mahmud, "A linear hybrid active disturbance rejection controller design to extenuate powerline bushfires in resonant grounded distribution power systems," *Int. J. Electr. Power Energy Syst.*, vol. 142, Nov. 2022, Art. no. 108192.
- [9] H. Bai, "Single-phase grounding fault line selection method based on zero-sequence current increment," *Energy Rep.*, vol. 8, no. 1, pp. 305-312, April 2022.
- [10] B. Shen, Y. Chen, C. Li, S. Wang, and X. Chen, "Superconducting fault current limiter (SFCL): experiment and the simulation from finite-element method (FEM) to power/energy system software," *Energy*, vol. 234, Nov. 2021, Art. no. 121251.
- [11] X. Chen, H. Gou, Y. Chen, S. Jiang, M. Zhang, Z. Pang, and B. Shen, "Superconducting fault current limiter (SFCL) for a power electronic circuit: experiment and numerical modelling," *Supercond. Sci. Tech.*, vol. 35, no. 4, April 2022.
- [12] S. Zhang, G. Zou, F. Gao, X. Wei, and C. Zhou, "A comprehensive review of multiport dc circuit breakers for MTdc grid protection," *IEEE Trans. Power Electron.*, vol. 38, no. 7, pp. 9100-9115, July 2023.
- [13] S. Zhang, G. Zou, X. Wei, C. Zhou, and C. Zhang, "Multiport current-limiting hybrid dc circuit breaker for MTdc grids," *IEEE Trans. Ind. Electron.*, vol. 70, no. 5, pp. 4727-4738, May. 2023.
- [14] S. Zhang, G. Zou, X. Wei, and C. Zhang, "Bridge-type multiport fault current limiter for applications in MTdc grids," *IEEE Trans. Ind. Electron.*,

vol. 69, no. 7, pp. 6960-6972, July 2022.

- [15] T. K. Roy, M. A. Mahmud, M. A. Barik, A. B. M. Nasiruzzaman, and A. M. T. Oo, "A Nonlinear Backstepping Control Scheme for Rapid Earth Fault Current Limiters in Resonant Grounded Power Distribution Systems: Applications for Mitigating Powerline Bushfires," *IEEE J. Emerg. Sel. Topics in Power Electron.*, vol. 3, no. 2, pp. 362-371, April 2022.
- [16] A. Nikander, "Development of modern phase earthing system for improving quality of supply in the MV network," *IEEE Trans. Power Del.*, vol. 32, no. 3, pp. 1228-1235, June 2017.
- [17] A. Nikander, "Development and testing of new equipment for faulty phase earthing by applying RTDS," *IEEE Trans. Power Del.*, vol. 32, no. 3, pp. 1295-1302, June 2017.
- [18] Z. -Y. Zheng, M. -F. Guo, T. Jin, and J. -H. Liu, "A novel method of insulation parameters measurement based on hybrid flexible arc suppression device in distribution networks," *Int. J. Electr. Power Energy Syst.*, vol. 130, Sep. 2021, Art. no. 106982.
- [19] Y. Hou, Q. Guo, C. Tu, F. Xiao, L. Wang, F. Jiang, K. Yun, and X. Wang, "A review of single-phase-to-ground fault regulation devices for distribution networks," *Renew. Sustain. Energy Rev.*, vol. 200, Aug. 2024, Art. no. 114602.
- [20] B. -L. Zhang, M. -F. Guo, Z. -Y. Zheng, and Q. Hong, "Fault current limitation with energy recovery based on power electronics in hybrid ac–dc active distribution networks," *IEEE Trans. Power Electron.*, vol. 38, no. 10, pp. 12593-12606, Oct. 2023.
- [21] W. Wang, X. Zeng, L. Yan, X. Xu, and J. M. Guerrero, "Principle and control design of active ground-fault arc suppression device for full compensation of ground current," *IEEE Trans. Ind. Electron.*, vol. 64, no. 6, pp. 4561-4570, June 2017.
- [22] P. Wang, B. Chen, C. Tian, B. Sun, M. Zhou, and J. Yuan, "A novel neutral electromagnetic hybrid flexible grounding method in distribution networks," *IEEE Trans. Power Del.*, vol. 32, no. 3, pp. 1350-1358, June 2017.
- [23] M. -F. Guo, W. -Q. Cai, Z. -Y. Zheng, and H. Wang, "Fault phase selection method based on single-phase flexible arc suppression device for asymmetric distribution networks," *IEEE Trans. Power Del.*, vol. 37, no. 6, pp. 4548-4558, Dec. 2022.
- [24] Z. -Y. Zheng, H. -Y. Qiu, B. -L. Zhang, M. -F. Guo, S. Lin, and W. -Q. Cai, "A novel flexible fault eliminator with active disturbance rejection and soft grid-connection in distribution networks," *Int. J. Electr. Power Energy Syst.*, vol. 154, Dec. 2023, Art. no. 109425.
- [25] J.-Z. You, M.-F. Guo, Z.-Y. Zheng, and X.-B. Liu, "Flexible composite suppression method for ground arc in resonant grounding system," *High Voltage*, vol. 8, pp. 1296-1305, Dec. 2023.
- [26] Y. Chen, S. Lu, X. Zhou, and S. Liang, "Two-phase current injection method for single line-to-ground fault arc-suppression with revised STATCOM," *IEEE Access*, vol. 8, pp. 188299-188308, 2020.
- [27] Z. Huang, Q. Guo, C. Tu, Y, Hou, F. Jiang, X. Wang, F. Xiao, and Z. Xiao, "A non-neutral alternate arc suppression method for single phase grounding fault in active distribution network," *Int. J. Electr. Power Energy Syst.*, vol. 152, May 2023, Art. no. 109182.
- [28] S. Ouyang, J. Liu, Y. Yang, X. Chen, S. Song, and H. Wu, "Control strategy for arc-suppression-coil-grounded star-connected power electronic transformers," *IEEE Trans. Power Electron.*, vol. 34, no. 6, pp. 5294-5311, June 2019.
- [29] Y. Hou, Q. Guo, C. Tu, F. Jiang, L. Wang, X. Wang, and F. Xiao, "Adaptive active voltage-type arc suppression strategy considering the influence of line parameters in active distribution network," *IEEE Trans. Ind. Electron.*, vol. 70, no. 5, pp. 4799-4808, May 2023.
- [30] B.-L. Zhang, M.-F. Guo, Z.-Y. Zheng, and C.-H. Guo, "A novel method for simultaneous power compensation and ground fault elimination in distribution networks," *CSEE J. Power Energy Syst.*, to be published, doi: 10.17775/CSEEJPES.2022.03830.
- [31] P. Wang, B. Chen, C. Tian, B. Sun, M. Zhou, and J. Yuan, "A novel neutral electromagnetic hybrid flexible grounding method in distribution networks," *IEEE Trans. Power Del.*, vol. 32, no. 3, pp. 1350-1358, June 2017.
- [32] W. Wang, X. Zeng, L. Yan, X. Xu, and J. M. Guerrero, "Principle and control design of active ground-fault arc suppression device for full compensation of ground current," *IEEE Trans. Ind. Electron.*, vol. 64, no. 6, pp. 4561-4570, June 2017.
- [33] B. Fan, G. Yao, W. Wang, X. Zeng, Josep M. Guerrero, K. Yu, and C. Zhuo, "Principle and control design of a novel hybrid arc suppression device in distribution networks," *IEEE Trans. Ind. Electron.*, vol. 69, no. 1, pp. 41-51, Jan. 2022.

- [34] X. Zeng, Y. Xu, and Y. Wang, "Some novel techniques for insulation parameters measurement and Petersen-coil control in distribution systems," *IEEE Trans. Ind. Electron.*, vol. 57, no. 4, pp. 1445-1451, April 2010.
- [35] W. Wang, X. Gao, B. Fan, X. Zeng, and G. Yao, "Faulty phase detection method under single-line-to-ground fault considering distributed parameters asymmetry and line impedance in distribution networks," *IEEE Trans. Power Del.*, vol. 37, no. 3, pp. 1513-1522, June 2022.



Bin-Long Zhang (Graduate Student Member, IEEE) received his B.S. degree in electrical engineering from Fuzhou University, Fuzhou, China, in 2020. He is currently working toward a Ph.D. degree in electrical engineering at Fuzhou University, Fuzhou, China, and toward another Ph.D. degree in electrical engineering at Yuan Ze University, Taoyuan, Taiwan. His main research interest is the protection and control of power systems with a high penetration of renewable energy resources with

power electronics.



Mou-Fa Guo (Member, IEEE) was born in Fujian province, China, in 1973. He received the B.S. and M.S. degrees in electrical engineering from Fuzhou University, Fuzhou, China, in 1996 and 1999, respectively, and the Ph.D. degree in electrical engineering from the Yuan Ze University, Taoyuan, Taiwan, in 2018.

Since 2000, he has been with Fuzhou University, where he is currently a Professor with the College of Electrical Engineering and Automation. His research interests include information processing, protection control, and

flexible arc suppression of single-line-to-ground faults in distribution networks.



Mohammadreza Lak obtained his B.S. and M.S. degrees in power electrical engineering from Bu-Ali Sina University, Hamedan, Iran, in 2015 and 2018, respectively. In 2022, he completed his Ph.D. in power electrical engineering at National Sun Yat-Sen University. Currently, he is an assistant professor at Yuan Ze University in Taoyuan, Taiwan. His research focuses on multilevel converters and the power quality of microgrids.



Chih-Min Lin (M'87–SM'99–F'10) was born in Changhua, Taiwan in 1959. He received the B.S. and M.S. degrees from Department of Control Engineering in 1981 and 1983, respectively, and Ph.D. degree from Institute of Electronics Engineering in 1986, all in National Chiao Tung University, Hsinchu, Taiwan. He is currently a Chair Professor of Yuan Ze University, Taoyuan, Taiwan. He is an IEEE Fellow and also serves as an Associate Editor of IEEE Transactions on Cybernetics and IEEE Transactions

on Fuzzy Systems. His research interests include fuzzy neural network, cerebellar model articulation controller, brain emotional learning controller, intelligent control system, adaptive signal processing and prediction and classification problem.



Qiteng Hong (Senior Member, IEEE) is currently a Reader (Associate Professor) at the University of Strathclyde, Glasgow, U.K. His main research interest is on power system protection and control in future networks with high penetration of renewables. He received his B.Eng. (Hons) and Ph.D. degree in Electronic and Electrical Engineering in 2011 and 2015 respectively, both from the University of Strathclyde. Dr Hong is a member

of IEEE Working Group P2004 and IEEE Task force on Cloud-Based Control and Co-Simulation of Multi-Party Resources in Energy Internet, and he also was a Regular Member of the completed CIGRE WG B5.50.