Design automation using exclusion-based hierarchical computation for power electronics converters in harsh environments
Xiao, Yudi and Zhang, Zhe and Zsurzsan, Gabriel and Andersen, Michael A.E. and MacFadyen, Martin and Liao, Yuchuan and Pena Alzola, Rafael and Yuan, Weijia and Zhang, Min (2024) Design automation using exclusion-based hierarchical computation for power electronics converters in harsh environments. IEEE Open Journal of Power Electronics, 5. pp. 1172-1181. ISSN 2644-1314 (https://doi.org/10.1109/OJPEL.2024.3439593)
Preview |
Text.
Filename: Xiao-etal-IEEE-OJPE-2024-Design-automation-using-exclusion-based-hierarchical-computation-for-power-electronics-converters.pdf
Final Published Version License: Download (5MB)| Preview |
Abstract
Designing power electronics converters for harsh environments is challenging due to the absence of components’ performance under harsh conditions, the frequent transition and data-passing among various software, and the time-consuming and computationally heavy work flow. This paper promotes using design automation to address the aforementioned design challenges. The implementations include public-accessible component databases, automated co-action among circuit simulators and finite element simulations to perform electrical, electromagnetic and thermal co-design, and finally an exclusion-based work flow with hierarchical computation to reduce computational load. The theorized framework is exemplified on designing a real world 175 ◦C 1.5kW Three-level Neutral-point-clamped dc-dc converter. A database containing the high-temperature characteristics of SiC MOSFETs and ferrites is established and shared through a web application with graphical user interface. In 310 min, the program, which includes computationally heavy 3D finite element simulation, delivers design output after evaluating the converter’s electrical, electromagnetic and thermal performance under 10 million parameter sets. Finally, a 1.5kW dc-dc converter prototype is built and tested in 175 ◦C ambient temperature to verify the quality of the design output.
ORCID iDs
Xiao, Yudi ORCID: https://orcid.org/0000-0001-5451-8014, Zhang, Zhe, Zsurzsan, Gabriel, Andersen, Michael A.E., MacFadyen, Martin, Liao, Yuchuan, Pena Alzola, Rafael, Yuan, Weijia ORCID: https://orcid.org/0000-0002-7953-4704 and Zhang, Min ORCID: https://orcid.org/0000-0003-4296-7730;-
-
Item type: Article ID code: 90184 Dates: DateEvent15 August 2024Published8 August 2024Published Online3 August 2024AcceptedSubjects: Technology > Electrical engineering. Electronics Nuclear engineering Department: Faculty of Engineering > Electronic and Electrical Engineering Depositing user: Pure Administrator Date deposited: 08 Aug 2024 11:22 Last modified: 13 Oct 2024 00:53 URI: https://strathprints.strath.ac.uk/id/eprint/90184