
This version is available at https://strathprints.strath.ac.uk/65187/

Strathprints is designed to allow users to access the research output of the University of Strathclyde. Unless otherwise explicitly stated on the manuscript, Copyright © and Moral Rights for the papers on this site are retained by the individual authors and/or other copyright owners. Please check the manuscript for details of any other licences that may have been applied. You may not engage in further distribution of the material for any profitmaking activities or any commercial gain. You may freely distribute both the url (https://strathprints.strath.ac.uk/) and the content of this paper for research or private study, educational, or not-for-profit purposes without prior permission or charge.

Any correspondence concerning this service should be sent to the Strathprints administrator: strathprints@strath.ac.uk
Organic Thin Film Transistors With Multi-Finger Contacts as Voltage Amplifiers

AFRA AL RUZAIQI, AMAYIKAI A. ISHAKU, AND HELENA GLESKOVA, (Senior Member, IEEE)
Department of Electronic and Electrical Engineering, University of Strathclyde, Glasgow G1 1XW, U.K.
Corresponding author: Helena Gleskova (helena.gleskova@strath.ac.uk)
This work was supported by the European Union’s Horizon 2020 Research and Innovation Program under the Marie Skłodowska-Curie Grant under Agreement 734331.

ABSTRACT
Low-voltage p-type organic transistors with two types of multi-finger source/drain contacts were fabricated on glass and polyethylene naphthalate. They exhibited threshold voltage between −0.3 and −0.5 V and field-effect mobility between 0.2 and 0.4 cm²/V·s. Their transconductance in saturation operation varied from ~25 to ~60 µS and scaled with the gate dielectric capacitance and transistor dimensions. All transistors operated beyond 1 kHz, while the transistors with the shortest channel length (L = 20 µm and W = 4.03 mm) exhibited a cutoff frequency of 13.4 kHz. The transistors were used to build simple voltage amplifiers by adding a resistor R_d on the drain side of the transistor. Higher R_d required higher supply voltage V_{dd} but resulted in the increased voltage gain. A voltage gain in excess of 8 V/V was obtained for V_{dd} of ~12 V and R_d of 220 kΩ when transistor with medium value of transconductance of 37 µS was used. Consequently, the voltage gain of 10 V/V is achievable, making such transistor structures viable for sensor development.

INDEX TERMS
Amplifiers, analog circuits, organic thin film transistors, sensors.

I. INTRODUCTION
The consumer uptake of wearable electronics [1] has been propelled by technology-savvy and health-aware consumers around the world. The calculator watch was the first wearable technology reported in the 1980s [2]. Today, fitness bands and smart watches that monitor physical activity and record vital signs are becoming smaller and more esthetically pleasing while incorporating a whole spectrum of technologies [3]. Although they represent a commercially-successful first generation of wearable electronics, the future wearable electronics is envisioned to be highly flexible/conformal and even embedded in textiles [4]. Here, technologies that provide such mechanical attributes, in addition to desired electronic performance, are needed.

The low cost, ease of manufacturing, and ability to fabricate organic thin film transistors (OTFTs) on a variety of substrates [5], including textiles [6], make such technology suitable for wearable sensors. Some applications reported to date include highly flexible organic thin film transistors (OTFTs) used as mechanical strain sensors on PET substrate [7], pH detection devices [8], and multi-functional sensors for detecting temperature changes, light intensity, pressure and nitrogen flow [9]. Being an integral part of an analog sensor, the OTFT can provide two functions. It can act as a signal transducer by converting the physical stimulus to voltage [10] and a signal amplifier. The transconductance and geometry of the transistor play an important role for the latter.

The OTFT transconductance can be increased by several means. If the gate dielectric capacitance and the field-effect mobility are fixed, one way to increase the drain current is by increasing the ratio of the channel width to channel length (W/L), i.e. to increase W and/or reduce L [11]. To date the main focus was on the reduction in L and the demonstration of digital circuits with high operation frequency [12], [13]. When OTFTs with $L = 1 \mu m$ and $W = 10 \mu m$ were used, the transconductance of 12 µS was achieved and ring oscillators based on such transistors exhibited megahertz operation [12]. In such a case the W/L ratio of 10 was used to minimize the transistor parasitic capacitances and thus realize high switching speed. Wearable analog sensors however would not demand such speeds and OTFTs operating at ~1 kHz would satisfy many applications. Yet, the ability of the transistors to amplify signals remains essential.

If the demand on the transistor operation frequency is relaxed, increasing the channel width W becomes an option.
One of the little explored pathways for increasing $W$ is the use of multi-finger source/drain contacts [14]. Such transistors offer high $W/L$ ratio and therefore high drain current while keeping the overall transistor area reasonably small. This paper significantly advances the state-of-the-art of such transistor structures by achieving low-voltage operation, hysteresis-free transistor characteristics, and, to our knowledge, the highest transconductance for OTFTs on plastic substrate reported to date. Simple voltage amplifier based on such transistors is also shown for the first time. Finally, the chosen transistor dimensions are compatible with the minimum line features achievable by printing [15], making the transistors with multi-finger source/drain contacts viable for large-scale printed electronics.

II. EXPERIMENTAL DETAILS

Low-voltage bottom-gate, top-contact p-type transistors based on dinaphtho[2,3-b:2′,3′-f]thieno[3,2-b]thiophene (DNTT) were fabricated according to the procedure described in [16] either on glass (Ossila, U.K.) or PEN (Optfine PQA1, DuPont Teijin). The gate dielectric bi-layer consisted of aluminum oxide (AlO$_x$) prepared by UV/ozone oxidation [17] and an octadecyl phosphonic acid (C$_{18}$PA) (Strem Chemicals) monolayer prepared in vacuum [16]. The thickness of the gate dielectric was 11 nm for transistors on glass or 17 nm for transistors on PEN. Dinaphtho[2,3-b:2′,3′-f]thieno[3,2-b]thiophene (DNTT) purified by sublimation was purchased from Sigma Aldrich, U.K. The thickness of DNTT was 20 nm. The thickness of the gold source/drain contacts was 50 nm.

The fabrication procedure was as follows. A 30-nm-thick aluminum layer was evaporated on the substrate at a rate of $\sim 2$ Å/s. Part of each gate electrode was coated with a 40-nm-thick Au to prevent its oxidation. Next, AlO$_x$ was prepared by exposing the aluminum to UV/ozone (UVOCS, USA) in ambient atmosphere. To prevent the contamination of the oxidizing surface, the UV/ozone cleaner was enclosed under a Hepa filter. Approximately 20 nm of C$_{18}$PA was grown in Mini-SPECTROS (K. J. Lesker, U.K.) evaporation chamber enclosed in a N$_2$-filled glove box (Jacomex, France). The evaporation rate was about 3 Å/s and the substrate was kept at room temperature. Afterwards, the substrate temperature was raised to $\sim 160^\circ$C for 3 hours to remove all physisorbed molecules and to form a monolayer. Next, a 20-nm-thick DNTT layer was thermally evaporated at a rate of 0.5 Å/s at room temperature. Finally, a 50-nm-thick Au layer was evaporated at a rate of $\sim 3$ Å/s to complete the transistors. Two different source-drain masks were used (Ossila, U.K.): (a) $L = 20$ µm and $W = 4.03$ mm and (b) $L = 50$ µm and $W = 18.23$ mm. In addition, four different gate widths were used to allow the additional control of $W$.

The measurements of the transistors and corresponding metal-insulator-metal (MIM) structures were performed with Agilent B1500A semiconductor device analyzer under dark ambient conditions. The instrument was also equipped with a capacitance module and an arbitrary waveform generator. The transfer and output characteristics of the OTFTs were measured in a sweep mode. The gate-to-source voltage $V_{gs}$ (or drain-to-source voltage $V_{ds}$) was swept from 0 to $-2$ V and back to 0 V. The threshold voltage and field-effect mobility were extracted from the transfer characteristics measured in saturation using MOSFET equations. Subthreshold slope, on-current, off-current and on/off current ratio were also extracted from the saturation curve.

III. EXPERIMENTAL RESULTS

Fig. 1(a) shows a cross-section of the transistor. The total thickness of the gate dielectric is $\sim 11$ nm and $\sim 17$ nm for the OTFTs on glass and PEN, respectively. Fig. 1(b) and 1(c) show the top views of the transistors with different multi-finger source/drain contacts. Both types of transistors were fabricated on the glass and PEN.

![FIGURE 1. Cross-section of an organic transistor (a); top-view of a wide-gate (b) and narrow-gate (c) transistor with multi-finger source/drain contacts; transconductance measurement setup (d) and voltage amplifier circuit (e).](image) Fig. 2 shows transfer and output characteristics of a wide-gate (Fig. 1(b)) and narrow-gate (Fig. 1(c)) transistors on PEN. The threshold voltage $V_{th}$ and the field-effect mobility $\mu$ in the saturation regime are listed in the figures together with the transconductance $G_m$, calculated by the derivation of the transfer characteristic at $V_{gs} = V_{ds} = -2$ V, and the gate dielectric capacitance. Whether fabricated on glass or PEN, both transistor structures provide the on-current...
Transfer (a,b) and output (c,d) characteristics of a wide-gate (a,c) and narrow-gate (b,d) organic transistor on PEN. All curves were measured from 0 to −2 V (solid lines) and back (dashed lines).

FIGURE 2. Transfer (a,b) and output (c,d) characteristics of a wide-gate (a,c) and narrow-gate (b,d) organic transistor on PEN. All curves were measured from 0 to −2 V (solid lines) and back (dashed lines).

FIGURE 3. Drain current versus time for transistors with different gate widths, given in mm. W of 4.05 mm or less corresponds to narrow-gate transistors. Solid and dashed curves depict transistors fabricated on glass and PEN, respectively. The channel lengths L are listed in Fig. 1.

(measured at \( V_{gs} = V_{ds} = -2 \) V) in the \( 10^{-5} \) A range, off-current of \( \sim 10^{-11} - 10^{-10} \) A, gate leakage current (measured at \( V_{gs} = V_{ds} = -2 \) V) less than \( 10^{-10} \) A, subthreshold slope of \( \sim 100 \) mV/decade, and transconductance \( G_m \) between \( \sim 25 \) and \( \sim 60 \) µS.

Previously the geometry of multi-finger source/drain contacts was studied in OTFTs based on 6,13-bis(triisopropylsilylethynyl) pentacene [14]. These transistors required high driving voltages of 40 V and the hysteresis in their transfer characteristics increased to \( \sim 15 \) V as the number of fingers increased from 1 to 4. The turn-on voltage of our transistors is close to zero, leading to very low threshold and operation voltages. In addition, the transfer and output characteristics are hysteresis-free in spite of a large number of fingers.

Next, the ac transconductance was measured by applying a sinusoidal voltage of 1 Hz (see Fig. 1(d)). The transconductance was calculated as follows:

\[
g_m = \frac{I_d}{V_g}
\]

where \( I_d \) is the measured peak-to-peak modulation in the drain current and \( V_g \) is the gate bias sinusoidal voltage of 0.2 V peak-to-peak (Vpp). The d.c. offset of the gate voltage and the drain voltage were held at −2 V, to allow the transistors to operate in the saturation regime.

Examples of a.c. transconductance measurements are shown in Fig. 3. The figure depicts the measured drain current for transistors with different gate widths against time. Transistors with wide and narrow gates both on the glass and PEN are shown. For transistors fabricated on glass the transconductance \( g_m \) calculated according to (1) increased from \( \sim 31 \) to \( \sim 62 \) µS as the \( W/L \) increased. For transistors fabricated on PEN the transconductance increased from \( \sim 26 \) to \( \sim 53 \) µS as the \( W/L \) increased. These values are similar to those obtained by differentiating the transfer characteristic for \( V_{ds} = V_{gs} = -2 \) V. They also surpass the highest reported values to date [12] by a factor of 2 to 5.

The transconductance of the transistor in the saturation regime can be expressed as:

\[
g_m = \frac{W}{L} \mu C_{dielectric} (V_{gs} - V_{th})
\]

where \( W \) is the channel width, \( L \) is the channel length, \( \mu \) is the field-effect mobility, \( C_{dielectric} \) is the gate dielectric capacitance, \( V_{gs} \) is the gate-to-source voltage, and \( V_{th} \) is the threshold voltage. In the saturation regime, the transconductance depends on the gate voltage \( V_{gs} \) and is independent of the drain voltage \( V_{ds} \).

As seen in Fig. 3, the measured \( I_d \) and its modulation is higher for wide-gate transistors (Fig. 1(b)) compared to narrow-gate ones (Fig. 1(c)) because the wide-gate transistors possess larger \( W/L \) ratio. In addition, as the \( W/L \) of the wide-gate transistors increases, so does the transconductance. This behavior is in agreement with (2). The transistors fabricated on PEN exhibited slightly lower transconductance when compared to those on glass. While the OTFTs on PEN exhibited slightly higher field-effect mobility, their lower gate dielectric capacitance (0.30 µF/cm² compared to 0.42 µF/cm² for OTFTs on glass) led to reduced \( \mu C_{dielectric} \) product.

To investigate the maximum operation frequency (cut-off) of both transistor structures the transconductance was measured as a function of ac frequency. Fig. 4 shows the transconductance of wide- and narrow-gate transistors. The transconductance of the narrow-gate transistor is \( \sim 32 \) µS up to \( \sim 10 \) kHz and its cut-off frequency is 13.4 kHz. However, the wide-gate transistor shows a slightly different behavior. The transconductance at low frequencies is \( \sim 60 \) µS and remains approximately constant up to \( \sim 2 \) kHz. For higher frequencies \( g_m \) initially increases and then decreases,
reaching the maximum value of $\sim 105 \, \mu S$ around 9 kHz. Although this anomaly requires further investigation, both types of transistors are suitable for working with frequencies up to 1 kHz.

Finally, a simple voltage amplifier was built according to Fig. 1(e). Again, sinusoidal voltage of 1 Hz was applied to the transistor gate and the modulated output voltage was measured below resistor $R_d$. Three different resistor values were used; 5.6 kΩ, 47 kΩ and 220 kΩ. For each transistor and resistor combination, a range of supply voltages $V_{dd}$ was used and the drain current $I_d$ and the output voltage $V_{out}$ were measured. The ac voltage gain was calculated as follows:

$$g_v = \frac{V_{out}}{V_g}$$

(3)

where $V_{out}$ is the measured peak-to-peak modulation in the output voltage and $V_g$ is the gate bias modulation of 0.2 Vpp. An example of the measured output voltage is shown in Fig. 5 for $R_d = 220$ kΩ and different $V_{dd}$ voltages. Peak-to-peak $V_{out}$ increases with increasing $V_{dd}$ until $V_{dd}$ reaches $\sim -12$ V. Further increase in $|V_{dd}|$ does not affect the output voltage $V_{out}$.

The transistor operation point $V_{ds}$ and ac voltage gain $g_v$, calculated using (3), are plotted against $V_{dd}$ in Fig. 6, for three different $R_d$ values. The ac voltage gain increases with increasing $R_d$, reaching $\sim 8.4$ V/V for $R_d = 220$ kΩ. The gain saturates when the transistor reaches saturation operation. The data of Fig. 6 suggests that regardless of the value of $R_d$, $V_{ds}$ operation point of at least $-2.5$ V is needed to reach the maximum voltage gain when $V_g$ oscillates around $-2$ V. One can also infer that the resistance between source and drain is $\sim 100$ kΩ, a factor of $\sim 10$ smaller when compared to DNTT transistors with standard source/drain contacts with $L = 30 \, \mu m$ and $W = 1 \, mm$ [10]. This decrease is important for the reduction in both $V_{dd}$ and $R_d$.

IV. DISCUSSION

Based on the circuit of Fig. 1(e) $V_{out}$ can be expressed as:

$$V_{out} = V_{dd} - R_d \cdot I_d$$

(4)

where the drain current $I_d$ is a function of $V_{gs}$ and $V_{ds}$. If the ac modulation of the gate voltage is turned off, $V_{out}$ becomes the operation point $V_{ds}$ of the transistor. Equation (4) was used to calculate $V_{ds}$ from the known values of $V_{dd}$, $R_d$ and the measured $I_d$. The calculated values are shown as $x$-symbols in Fig. 6. The agreement between the measured and calculated values confirms the validity of (4). In analogy to [18] the differentiation of (4) leads to:

$$dV_{out} = -R_d \cdot dl_d,$$

(5)

where

$$dl_d = \frac{\partial I_d}{\partial V_{gs}}|_{V_{ds}} dV_{gs} + \frac{\partial I_d}{\partial V_{ds}}|_{V_{gs}} dV_{ds} = g_m dV_{gs} + g_d dV_{ds} = g_m dV_{gs} + g_d dV_{out}$$

(6)

where $g_m$ is the transconductance and $g_d$ the drain conductance of the transistor. The minus sign in (5) means that the phase of the sinusoidal drain current and the output voltage are shifted by $180^\circ$. Since the drain current follows the changes in the gate voltage (see Fig. 3), i.e. they are in phase, a phase shift of $180^\circ$ between the output and gate voltages exists (see Fig. 5).

Combining (5) and (6) leads to the voltage gain:

$$g_v = -\frac{g_m}{g_d + \frac{1}{R_d}}.$$  

(7)

When the transistor operates in the saturation regime, the drain conductance becomes zero, namely $g_d = 0$. Consequently, the voltage gain can be expressed as:

$$|g_v| = g_m R_d$$

(8)
The voltage gain becomes constant and proportional to the transconductance of the transistor and the resistor $R_d$. The saturation of the voltage gain is observed in Fig. 6 for all values of $R_d$. In addition, based on (8) the voltage gain of the transistor shown in Fig. 6(a) should be $30 \mu S \times 5.6 \text{k}\Omega = 0.168$, whereas the measured value is 0.173 V/V. The calculated voltage gain of the transistor of Fig. 6(b) is $46 \mu S \times 47 \text{k}\Omega = 2.16$ whereas the measured value is 2.20 V/V. Finally, the calculated voltage gain of the transistor shown in Fig. 6(c) is $37 \mu S \times 220 \text{k}\Omega = 8.14$, whereas the measured value is $\sim 8.40$ V/V. The achieved agreement confirms the validity of the above model for the voltage amplifier of Fig. 1(e) based on the organic transistor. This behavior resembles the one observed for similar voltage amplifiers based on organic electrochemical transistors (OECT) [18], even though OTFT and OECT operate very differently. While OECT is a ‘normally-on’ transistor that requires diffusion of ions into the transistor active area to curtail the drain current, OTFT is a ‘normally-off’ transistor where the field-effect controls the drain current.

The voltage gain is identical to that of Fig. 3. The voltage gain was calculated using (3). The solid dots show the measured data. The $\times$-symbols correspond to calculations using (4). The red dashed lines correspond to calculations using (8).

**FIGURE 6.** Voltage gain of the transistor amplifier of Fig. 1(e) for three values of $R_d$. $V_g$ was identical to that of Fig. 3. The voltage gain was calculated using (3). The solid dots show the measured data. The $\times$-symbols correspond to calculations using (4). The red dashed lines correspond to calculations using (8).

To summarize, low-voltage, p-type DNTT transistors with two multi-finger source/drain contacts were studied. Owing to high $W/L$ ratio their a.c. transconductance varies from $\sim 25$ to $\sim 60 \mu S$. The transistor characteristics are hysteresis-free and both transistor types operate beyond 1 kHz. In addition, simple voltage amplifiers were demonstrated by adding a resistor $R_d$ on the drain side of the transistor. For practical applications one would prefer high voltage gain of the transistor while keeping the supply voltage $V_{dd}$ as low as possible. Figs. 5 and 6 show that $V_{dd}$ must be high enough to allow the transistor to operate in saturation. In such a case the output voltage is sinusoidal. To achieve the voltage gain higher than one, a suitable resistor $R_d$ must be selected. As the $R_d$ increases, the voltage gain in saturation increases, but so does the required $V_{dd}$. When $R_d = 47 \text{k}\Omega$, a $-5 \text{ V}$ supply voltage provides voltage gain of 2.2 V/V. Increase of $R_d$ to 220 kΩ leads to a gain of $\sim 8.4 \text{ V/V}$ but $V_{dd}$ of at least $-12 \text{ V}$ is required. This is because a larger voltage drop occurs across the resistor $R_d$. Ultimately there is a trade-off between the gain and the supply voltage.

**REFERENCES**


AFRA AL RUZAIQI received the B.Eng. degree from the Department of Electronic and Electrical Engineering, University of Strathclyde, Glasgow, U.K., in 2015, where she is currently pursuing the Ph.D. degree. Her research focuses on the advancement of low-voltage organic transistors for analog sensors.

AMAYIKAI A. ISHAKU received the B.Eng. degree from the Department of Electronic and Electrical Engineering, University of Strathclyde, Glasgow, U.K., in 2017, where he is currently pursuing the Ph.D. degree. His research focuses on the development of sensors for wearable electronics and the implementation of complete sensor systems.

HELENA GLESKOVÁ (M’00–SM’08) received the B.S. and M.S. degrees in solid-state physics, the B.S. degree in pedagogy and didactics of physics, and the Ph.D. degree in condensed matter physics from Comenius University, Bratislava, Slovakia, in 1985, 1992, and 1993, respectively. From 1993 to 2007, she was with the Department of Electrical Engineering, Princeton University, Princeton, NJ, USA, where she held positions of a Research Associate (1993–1996), a Research Staff Member (1996–1999), a Research Scholar (1999–2002), and the Director of the PRISM Micro/Nano Fabrication Laboratory (2002–2007). At Princeton University, she made seminal contributions to the light-induced metastability in amorphous silicon and contributed to the birth of large-area flexible electronics by developing concepts, techniques, and processes for hydrogenated amorphous silicon transistors on plastic substrates. In 2008, she joined the Department of Electronic and Electrical Engineering, University of Strathclyde, Glasgow, U.K., where she holds a position of a Senior Lecturer in material systems and the Director of the Graduate School. She established laboratory for organic electronics. She published over 100 papers and co-authored 10 patents. Her current focus is on low-voltage organic transistors and sensors for flexible and wearable applications.

She is a member of the Materials Research Society and the Society for Information Display.

* * *