
This version is available at https://strathprints.strath.ac.uk/62356/

Strathprints is designed to allow users to access the research output of the University of Strathclyde. Unless otherwise explicitly stated on the manuscript, Copyright © and Moral Rights for the papers on this site are retained by the individual authors and/or other copyright owners. Please check the manuscript for details of any other licences that may have been applied. You may not engage in further distribution of the material for any profitmaking activities or any commercial gain. You may freely distribute both the url (https://strathprints.strath.ac.uk/) and the content of this paper for research or private study, educational, or not-for-profit purposes without prior permission or charge.

Any correspondence concerning this service should be sent to the Strathprints administrator: strathprints@strath.ac.uk

The Strathprints institutional repository (https://strathprints.strath.ac.uk) is a digital archive of University of Strathclyde research outputs. It has been developed to disseminate open access research outputs, expose data about those outputs, and enable the management and persistent access to Strathclyde's intellectual output.
Abstract—Irreversible electroporation for disinfection applications involve exposing the specimen cell-membrane to a pulsed electric field in order to kill harmful microorganisms. High voltage (HV) pulses, of relatively short durations in range of few micro-seconds, are generated across the sample chamber. The HV pulse specifications such as: voltage magnitude, waveform, repetition rate, and duration differ according to the conditions of the sample being processed. This paper proposes a new step-up power electronic converter topology for generating the required HV pulses from a relatively low input voltage. The converter consists of two main stages; the first stage is responsible for boosting the input voltage to the desired level using input-parallel/output-series connected dc/dc modules while the second stage forms the required HV pulses with the proper magnitude, duration and repetition rate using modular multilevel converter sub-modules. The proposed topology is able to produce the HV pulses with controlled voltage and current stresses across the employed semiconductor switches and diodes, hence, it can be implemented with the market-available semiconductor technology. Mathematical analysis of the proposed topology is developed and MATLAB/Simulink simulation results explore operational conditions. Experimental results from a scaled-down prototype validate the functionality of the proposed system.

Index Terms—DC/DC converters, Irreversible electroporation, Modular multilevel converters, pulsed electric field, pulse waveforms generator, voltage boosting

I. INTRODUCTION

In the irreversible electroporation (IRE) process, a harmful microorganism cell-membrane is subjected to high electric field strength via a train of sufficiently high-voltage (HV) pulses [1]. IRE is useful in tumor treatment, food sterilization and air infection control [2].

Manuscript received March 12, 2017; revised May 24, 2017; accepted October 13, 2017. This work was supported by the Engineering and Physical Sciences Research Council (EPSRC) under grant EP/K035086/1.

A. Darwish and B. Williams are with the Electronic and Electrical Engineering Department, University of Strathclyde, Glasgow, UK.

M. A. Elgawady is with the Department of Electronic and Electrical Engineering, University of Strathclyde, Glasgow, UK, and also with the Electrical Engineering Department, Faculty of Engineering, Alexandria University, Alexandria, Egypt.

J. McDonald is Principal and Vice Chancellor of the University of Strathclyde, Glasgow, UK.

S. Finney is with Electronics and Electrical Engineering, Edinburgh University, Edinburgh, UK.

It is a good candidate for chlorination in water disinfection applications [3]. For a successful IRE process, the strength of the applied electric field, typically ranges between 2.5 kV/cm to 12 kV/cm, according to the type of the harmful microorganism and the application [4]. Applying HV pulses in kV range and microsecond range should deactivate the harmful microorganisms in the water under treatment [5]. Therefore, HV pulse generators (PGs) are the pillar of IRE application, and should meet several challenging aspects such as modularity, scalability and flexibility [6]. Power electronics based PGs superseded classical PGs such as Blumlein lines, pulse forming networks and Marx generator aiming to meet these aspects [7].

The existing modularity with modular multilevel converter (MMC) sub-modules (SMs) has been harnessed to generate HV pulses for IRE [8]-[14]. Not only conventional rectangular pulse-waveforms can be generated by MMC based PGs, but a wide range of pulse-waveforms is also possible [5] and [10]. The majority of these topologies require an HVDC input supply and the obtained pulse peak-voltage is that of the input HVDC level. They require balancing of the individual SM capacitor voltages, ramping the HVDC input at start-up/shut-down, and protection against HVDC side faults. An exception for obtaining stepped-up voltage pulse from low voltage (LV) DC input are [13] and [14], where several series connected MMC SM capacitors are charged sequentially, then connected in series across the load to discharge. However, the voltage step-up and the pulse repetition frequency are dependent on the number of SMs and the charging process is achieved via resistors in [13] and via resistive-inductive branch in [14].

Solid-state Marx generators are introduced in the literature to provide flexibility compared with the classical Marx generator [15]. However, the ratings of the utilized switches are not identical in order to cope with their respective voltage stresses [13]. In [16], several stages of capacitor-diode voltage multipliers are incorporated to generate HV pulses from a LVDC input, but a HV switch is required to chop the pulse across the load, hence, series connection of switches is not avoided. In [17], an isolated forward converter with a step-up transformer is proposed, however, extending the topology to more than 5 kV requires series-connected semiconductors. Also, the core reset of the transformers is problematic and increasing the number of transformers increases the leakage inductance which limits the generated pulse-duration. In [18]...
two boost converters charge two capacitors from a relatively LVDC input. The load is connected differentially between the two capacitors, hence, HV bipolar pulses are obtained from a LVDC input. But the passive parameters of the converters affect the flexibility of the generator and two HV switches are required, hence, series-connected switches is inevitable.

In this paper, a unipolar step-up PG (SUPG) fed from a LVDC supply is proposed based on isolated input-parallel/output-series (IPOS) voltage-boosting modules (VBM) and MMC-SMs. The VBM is isolated via nanocrystalline core based transformers which have low leakage and magnetizing inductance and are suitable for high-frequency operation [19]-[20]. The high voltage step-up is obtained from three mechanisms: the number of utilized VBM, the voltage conversion ratio of the individual VBM, and the turns ratios of the step-up isolation transformers. The generated HVDC from connecting the output of the individual VBM in series is chopped by employing two arms of series connected MMC-SMs across the load, hence, the SM-capacitors actively clamp the voltage across the semiconductor switches [21]. High repetition pulse rates are possible, independent of the employed number of VBM or MMC-SMs. Mathematical modeling of the proposed PG is introduced while the methodology of selecting parameters is detailed. SUPG performance is assessed via Matlab/Simulink simulations and scaled-down experimentation.

II. BASIC VOLTAGE BOOSTING MODULE OF THE SUPG

The basic VBM of the proposed SUPG is shown in Fig. 1. Unlike conventional DC-DC converters [22], the secondary side switches Sx1 and Sx2 are not necessarily working in a complementary manner. The switching pattern for the VBM devices and the developed circuit configurations are illustrated in Fig. 2. The VBM operation can be explained as follows,

i) \( t_1 (0 < t < \frac{D-\delta}{2} t_s) \)

During period \( t_1 \), the input current \( I_i \) and \( L_m \) charges, the load is connected to an open circuit, and the voltage of capacitors \( C_{c1} \) and \( C_{c2} \) are constant. The differential equations that describe the circuit in this period can be expressed as

\[
\frac{di_m}{dt} = \frac{1}{L_m} V_i \\
\frac{dV_{c1}}{dt} = 0 \\
\frac{dV_{c2}}{dt} = 0 \\
I_o = 0
\]

ii) \( t_2 (\frac{D-\delta}{2} t_s < t < \frac{D+\delta}{2} t_s) \)

During period \( t_2 \), the input current \( I_i \) continues to increase while the load is connected to capacitor \( C_{c2} \) in series with \( S_x \). This leads to a sudden voltage pulse across the load. Capacitors \( C_{c1} \) and \( C_{c2} \) discharge and their voltages decrease.

The differential equations that describe the circuit in this period are:

\[
\frac{di_m}{dt} = \frac{1}{L_m} V_i \\
\frac{dV_{c1}}{dt} = -\frac{n}{C_{c1}} I_o \\
\frac{dV_{c2}}{dt} = -\frac{1}{nC_{c2}} I_o \\
I_o = \frac{n V_{c1} + V_{c2}}{R}
\]

iii) \( t_3 (\frac{D+\delta}{2} t_s < t < D t_s) \)

The same operation is repeated as in period \( t_1 \).

iv) \( t_4 (D t_s < t < t_s) \)

\( I_i \) decreases and \( L_m \) discharges into the capacitors while the voltages \( V_{c1} \) and \( V_{c2} \) increase. No voltage is impressed across the load \( R \), see Fig. 2d. The differential equations that describe the circuit in this period are:

\[
\frac{di_m}{dt} = \frac{1}{L_m} V_i - \frac{1}{L_m} V_{c1} - \frac{1}{nL_m} V_{c2} \\
\frac{dV_{c1}}{dt} = \frac{1}{C_{c1}} I_m \\
\frac{dV_{c2}}{dt} = \frac{1}{nC_{c2}} I_m \\
I_o = 0
\]
The current through \( C_{c1} \) along with the resultant \( V_{BM} \) terminal voltage shown in Fig. 3d. Finally, the generated voltage pulse is shown in Fig. 3e.

Assuming the pulse duty ratio \( \delta \) is small with respect to the main duty ratio \( D \) and solving equations (1) to (3), the values of the circuit currents and voltages are

\[
\begin{align*}
I_{in} &= \frac{\delta V_p^2}{RV_{in}} \\
\Delta I_{in} &= \frac{DV_{in}t_s}{L_{in}}
\end{align*}
\]  

(4a)

(4b)

II. STRUCTURE AND OPERATION OF THE PROPOSED SUPG TOPOLOGY

Fig. 4 shows the proposed SUPG is comprised of the PISO of N of the voltage boosting modules shown in Fig. 1. Galvanic isolation of the boosting part in the individual VBM enables series connection of N modules, while for HV voltage sharing the initial switches \( S_{x1} \) and \( S_{x2} \) are replaced by two arms (Arm1 and Arm2) of series connected MMC-SMs.
Arml is formed of \( m_1 \) conventional half-bridge SMs, while each of the \( m_2 \) SMs of Arm2 are formed with two diodes, a switch, and a capacitor.

The basic operation of the proposed SUPG can be described as follows: with the operation sequence shown in Fig. 2a, switches \( S_1, S_2,...S_N \) are turned ON during \( t_1, t_2, \) and \( t_3 \) and OFF otherwise, allowing the input inductors to energise. During \( t_2, \) the lower switches of the SMs in Arm1 (\( S_{A_{ijy}} \) where \( j \in \{1, 2, ..., m_1\} \)) are turned ON, that is bypassed while the lower diodes in Arm2 (\( D_{A_{kjy}} \) where \( k \in \{1, 2, ..., m_2\} \)) are reverse biased, thus, a voltage difference \( V_{dq} \) is impressed across the load. During \( t_3, \) the lower diodes of the SMs in Arm1 (\( D_{A_{ijx}} \)) and Arm2 conduct a charging current of \( I_{\text{in}/n/N} \) through the \( N \) charging capacitors \( C_{c2}. \)

Diodes (\( D_1, D_2,...D_N \)) are installed to prevent unintended series connection of secondary sides of the isolation transformers due to any delay in primary side switches gate signals.

Thus based on the VBM in section II and assuming that the component values of the \( N \) VBMs are identical, the average voltages of the voltage boosting stage can be calculated as

\[
\bar{V}_{c1} = \frac{V_\text{in}}{1-D} \\
\bar{V}_{c2} = \frac{nDV_\text{in}}{1-D} \\
\text{where } i \in \{1, 2, ..., N\}. \text{ The input inductor current of the individual VBMs are:}
\]

\[
I_{\text{in}} = \frac{\delta V^2}{NRV_\text{in}}
\]

The primary and secondary transformer voltages are:

\[
\bar{V}_{T_{ij1}} = \begin{cases}
-V_\text{in} & 0 < t < Dt_i \\
-DV_\text{in} & Dt_i < t < t_s \\
0 & t > t_s
\end{cases}
(7a)
\]

\[
\bar{V}_{T_{ij2}} = \begin{cases}
-V_\text{in} & 0 < t < Dt_i \\
-nDV_\text{in} & Dt_i < t < t_s \\
0 & t > t_s
\end{cases}
(7b)
\]

During \( t_2, \) the midpoint ‘\( m \)’ is connected to the upper point ‘A’ through the semiconductor switches \( S_{A_{ijy}}. \) Consequently, a voltage pulse with duty ratio \( \delta \) and magnitude \( V_p \) is impressed across the output load \( R. \) The voltage peak is:

\[
V_p = \sum_{i=1}^{N} V_{C_{ci}} - V_{T_{ij2}}
= N \left( \frac{nDV_\text{in}}{1-D} + nV_\text{in} \right)
= \frac{nN}{1-D} V_\text{in}
(8)
\]

As concluded from (8), the output voltage is amplified by three mechanisms: (i) the \( N \) utilized VBMs basic cell converters, (ii) transformer turns ratio \( n, \) and (iii) the individual VBMs duty ratio \( D. \) The average capacitor voltages of the Arm1 and Arm2 SM-capacitors are:

\[
V_{cA_{1j}} = \frac{V_p}{m_1}, \quad j \in \{1, 2,...m_1\} \\
V_{cA_{2k}} = \frac{V_p}{m_2}, \quad k \in \{1, 2,...m_2\}
(9a)
(9b)
\]

In the next section, a design process is presented for SUPG system parameter selection.

IV. PROPOSED SUPG PARAMETERS SELECTION

The main merits of the proposed SUPG are that of obtaining high voltage output pulses with the readily available semiconductor technology and a relatively low input voltage; thus modularity, scalability and flexibility features arise. Starting from the load side, the voltage and current stresses of the Arm1 SMs are:

\[
\bar{V}_{SA_{ijx}} = \frac{V_p}{m_1}, \quad j \in \{1, 2,...m_1\} \\
\bar{I}_{SA_{ijy}} = \frac{V_p}{R} \\
\bar{I}_{DA_{ky}} = \frac{I_{\text{in}}}{n}
(10a)
(10b)
(10c)
(10d)
\]

The current stresses of the clamping switches and diodes (\( S_{A_{ijx}} \) and \( D_{A_{jkx}} \)) are relatively small and hence, switches with lower current ratings can be used. Similarly, the voltage and current stresses of the Arm2 SMs are:

\[
\bar{V}_{SA_{2kx}} = \frac{V_p}{m_1}, \quad k \in \{1, 2,...m_2\} \\
\bar{I}_{DA_{2ky}} = \frac{I_{\text{in}}}{n}
\]

Assuming a modular design and ‘\( \gamma \)’ and ‘\( \varepsilon \)’ are the voltages and current derating factors of the Arm SMs devices, the number of Arm1 SMs (\( m_1 \)) is:

\[
m_1 \geq \frac{V_p}{\gamma V_{IA1}} \quad \text{(11a)}
\]

\[
I_{IA1} \geq \frac{I_{\text{in max}}}{\varepsilon n} \quad \text{(12b)}
\]

where, \( V_{IA1} \) and \( I_{IA1} \) are the rated voltage and current of Arm1 devices respectively. The number of Arm2 SMs (\( m_2 \)) is:

\[
m_2 \geq \frac{V_p}{\gamma V_{IA2}} \quad \text{(13)}
\]

where, \( V_{IA2} \) is the rated voltage of Arm 2 devices. As they conduct the charging currents of the clamping capacitors, the current ratings of Arm2 SM devices can be small compared to Arm1 device ratings. Similarly, assume that ‘\( \alpha \)’ and ‘\( \beta \)’ are the voltages and current derating factors of the devices in the
VBMs, the number of the boosting modules (N) is:

\[
N \geq \frac{\Gamma_{\text{in maxi}}}{\beta I_{sM}} \tag{14}
\]

The maximum duty ratio \(D_{\text{max}}\) is related to the voltage stresses across the module’s devices, viz.:

\[
D_{\text{max}} \leq \frac{V_{sM} - \alpha V_{sM}}{\sqrt{V_{sM}}} \tag{15}
\]

‘\(V_{sM}\)’ and ‘\(I_{sM}\)’ are the rated voltage and current of the VBM devices.

Accordingly, the passive element values should be kept as:

- Defining the ripple factors as:
  
  \[
  \Delta V_{c1} = \frac{\Gamma_{\text{in maxi}} (1 - D_{\text{max}}) s}{N C_{c1}} \tag{16a}
  \]
  
  \[
  \Delta V_{c2} = \frac{\Gamma_{\text{in maxi}} (1 - D_{\text{max}}) s}{N C_{c2}} \tag{16b}
  \]
  
  \[
  \Delta I_{sM} = \frac{V_{sM} D_{\text{max}} s}{I_{sM}} \tag{16c}
  \]

Defining the ripple factors as:

\[
x = \Delta V_{c1} / V_{c1}, \quad y = \Delta V_{c2} / V_{c2}, \quad \text{and} \quad z = \Delta I_{sM} / I_{sM} \tag{17}
\]

Accordingly, the passive element values should be kept as:

- \(C_{c1} \geq \frac{N x V_{sM} s}{\Gamma_{\text{in maxi}} (1 - D_{\text{max}}) s} \quad (18a)\)
- \(C_{c2} \geq \frac{n^2 N y V_{sM} s}{\Gamma_{\text{in maxi}} (1 - D_{\text{max}}) s} \quad (18b)\)
- \(L_{sM} \geq \frac{N V_{sM} D_{\text{max}} s}{z \Gamma_{\text{in maxi}}} \quad (18c)\)

Because the energy transfer is conducted through the boosting modules capacitors \(C_{c1}\) and \(C_{c2}\), the SMs capacitance values of Arm1 and Arm2 can be relatively small. The upper switches in SM cells \((S_{A1a} \text{ and } S_{A2a})\) are responsible for discharging the capacitors when their terminal voltages increase above the desired range for any unexpected reason in order to ensure balanced voltages across the cells. Based on the previous analysis, the parameters of the proposed system are as in Table I for generating a HV pulses of 10 kV peak. For modular design, all the transformers are wound for isolation and clearance voltage higher than the peak value of the pulses as this stress voltage is experienced by the cell at the highest potential. In addition, if the ground point is moved to the point \(m\), the required insulation voltage will drop to half the output voltage, without affecting the main operation of the converter.

V. Simulation Results

MATLAB/SIMULINK simulations of the SUPG in Fig. 4, with the values in Table I, illustrate the operation of the proposed HV topology.

<table>
<thead>
<tr>
<th>Parameter</th>
<th>Value</th>
</tr>
</thead>
<tbody>
<tr>
<td>Input dc voltage (V_{in})</td>
<td>100V</td>
</tr>
<tr>
<td>Output Pulse peak-voltage (V_{p})</td>
<td>10 kV</td>
</tr>
<tr>
<td>Pulse repetition time (t_{s})</td>
<td>100 µs</td>
</tr>
<tr>
<td>Maximum pulse duty ratio (\beta_{\text{max}})</td>
<td>0.1</td>
</tr>
<tr>
<td>Maximum input current (I_{\text{in maxi}})</td>
<td>200A</td>
</tr>
<tr>
<td>Rated voltages of SM devices (V_{sA}=V_{sB}=1500V)</td>
<td></td>
</tr>
<tr>
<td>Rated currents of SM devices (I_{sA}=I_{sB}=40A)</td>
<td></td>
</tr>
<tr>
<td>Rated voltage of VBM devices (V_{sM}=600V)</td>
<td></td>
</tr>
<tr>
<td>Rated current of VBM devices (I_{sM}=60A)</td>
<td></td>
</tr>
<tr>
<td>Derating factors of VBMs (\alpha, \beta)</td>
<td>0.75 and 0.75</td>
</tr>
<tr>
<td>Derating factors of MMC-SMs (\gamma, \epsilon)</td>
<td>0.75 and 0.75</td>
</tr>
<tr>
<td>Number of VBMs</td>
<td>(N=5)</td>
</tr>
<tr>
<td>Transformers turns ratio (n)</td>
<td>5</td>
</tr>
<tr>
<td>Number of SMs in Arm1 and Arm2</td>
<td>(m_1=m_2=9)</td>
</tr>
<tr>
<td>Max. duty ratio of VBMs (D_{\text{max}})</td>
<td>0.8</td>
</tr>
<tr>
<td>Ripple factors</td>
<td>(x=10%, y=2% \text{ and } z=10%)</td>
</tr>
<tr>
<td>VBMs capacitances</td>
<td>(C_{sA}=80\mu F \text{ and } C_{sB}=10\mu F)</td>
</tr>
<tr>
<td>VBMs inductances</td>
<td>(L_{sA}=2mH)</td>
</tr>
<tr>
<td>MMC-SM capacitances</td>
<td>(C_{sA}=C_{sB}=2\mu F)</td>
</tr>
</tbody>
</table>

**Table I**

**SUPG Parameters Selection to Generate 10kV Pulses**
Fig. 6. Simulations of current and voltage waveforms at different parts of the SUPG (5kHz repetition rate and pulse duration of 20µs). (a) Total input current drawn from the dc-input supply. (b) First VBM input current. (c) First VBM primary side capacitor voltage ($V_{c11}$). (d) First VBM primary side capacitor current. (e) First VBM secondary side capacitor voltage ($V_{c12}$). (f) First VBM secondary side capacitor current. (g) Voltage across the first VBM primary side ($V_{T11}$). (h) Voltage across the first VBM secondary side ($V_{T12}$). (i) Total terminal voltage ($V_{AB}$).

Fig. 7. Simulations of current and voltage waveforms at different parts of the SUPG (5kHz repetition rate and pulse duration of 20µs). (a) First SM capacitor voltage in Arm1. (b) First SM capacitor current in Arm1. (c) First SM capacitor voltage in Arm2. (d) First SM capacitor current in Arm2. (e) Switches voltages. (f) Output pulses with 5kHz repetition rate and pulse duration of 20µs.
Fig. 8. Experimental results of the scaled-down SUPG topology. (a) Output pulses train of with 10kHz repetition rate and pulse duration of 2.5µs. (b) Zoomed-view for a single pulse. (c) Total input current drawn from the dc-input supply. (d) First VBM input current. (e) SM-Capacitors voltage in Arm1 and Arm2 (Ch2: $V_{C_{A11}}$ and Ch3: $V_{C_{A21}}$). (f) Current through Cc1. (g) Current through Cc2. (h) Voltage across the first VBM primary and secondary sides. (i) Input current and output voltage dynamic response during starting.
Fig. 9. Experimental results of generating different pulse repetition-rates and pulse-durations by the scaled-down SUPG topology. (a) Train of 10 kHz and 10µs pulses. (b) Zoomed view of (a). (c) Train of 10 kHz and 2.5µs pulses. (d) Zoomed view of (c). (e) Train of 5 kHz and 10µs pulses. (f) Zoomed view of (e). (g) Train of 5 kHz and 2.5µs pulses. (h) Zoomed view of (g).

Fig. 5 shows the load voltage pulses with $\delta = 0.05$ (that is the generated pulse time is 5µs) and when the repetition rate of the output train pulses is equal to the switching frequency of the boosting modules ($f_s = 10$ kHz). Nevertheless, the generated pulses repetition rate is independent of $f_s$ and can be varied according to the application.

The key performance current and voltage waveforms at different parts of the SUPG are depicted in Fig. 6. Fig. 6a shows the total input current drawn from the input supply, while the first VBM current is shown in Fig. 6b with one-fifth the total input current as expected. The capacitor voltages of the primary, $V_{c11}$, and secondary, $V_{c12}$, sides of the first VBM are shown in Figs. 6c and 6e, respectively. The currents through $C_{c1}$ and $C_{c2}$ are shown in Fig. 6d and 6f. The terminal voltage $V_{AB}$ is shown in Fig. 6i.

The voltages across the primary ($V_{T11}$) and secondary ($V_{T12}$) of the first VBM are shown in Figs. 6g and 6h, respectively, which confirm the voltage second balance for the transformer. The individual SM voltages in Arm1 and Arm2 are explored in Figs. 7a and 7c, respectively. As aforementioned, the generated output pulse train repetition rate not necessarily the same as the VBM switching frequency. Therefore, Fig. 7f shows the output voltage pulses with repetition rate of 5kHz and pulse duration of 20µs when the boosting modules switching frequency is $f_s = 10$ kHz.

During the starting of the proposed converter, the duty ratio $D$ can be increased gradually following a first-order capacitive circuit manner until it reaches the final steady-state value in order to ease the charging process of the SM capacitors and avoid exceeding the acceptable limits.

VI. EXPERIMENTAL RESULTS

To show operation of the proposed system and validate the mathematical analyses and simulation results, a scaled-down hardware prototype with the parameters in Table II and controlled with Texas Instruments TMS320F28335 DSP is constructed. Fig. 8a shows a train of the experimentally generated output voltage pulses with 500V pulse-peak, 10 kHz repetition rate and 2.5µs pulse duration. A zoomed view for a single pulse is depicted in Fig. 8b. Figs. 8c and 8d show the total input current drawn from the input supply and the first VBM drawn current, it is clear that since two VBMs are utilized, the first VBM draw one-half the total current. The first SM-capacitor voltage in Arm1 and Arm2 are explored in Fig. 8e. The current through the first SM-capacitors ($C_{c1}$ and $C_{c2}$) are shown in Figs. 8f and 8g, respectively. Moreover, the voltages across the primary ($V_{T11}$) and secondary ($V_{T12}$) of the first VBM are shown in Fig. 8i.

To show the dynamic performance of the proposed pulse generator, Fig. 8i shows the input current drawn from the LVDC supply as well as the created output voltage pulses across the load from the starting moment.

Finally, the flexibility of generating wide range of different pulse repetition rates and pulse durations are explored in Fig. 9. With pulse duration of 10µs and repetition rate of 10 kHz, Fig. 9a shows the generated train of pulses with zoomed-view for individual pulse at Fig. 9b. Additionally, Figs. 9c and 9d explore the train of pulses with the same 10 kHz repetition rate and 2.5µs pulse durations. Figs. 9e and 9f show pulses with 5 kHz repetition rate and 10µs pulse duration, while Figs. 9g and 9h show pulses with 5 kHz repetition rate and 2.5µs pulse duration. The experimental prototype is shown in Fig. 10.
This paper proposed a new HV pulse generator topology for electroporation applications. The topology employs input-parallel/output-series boosting modules in order to permit the use of a low voltage dc input supply. The amplified HV voltage is chopped with two MMC arms incorporating small clamping capacitors. Unlike many step-up HV generators in the literature, the boosting module capacitors of the proposed topology are charged simultaneously, allowing operation with a wide range of pulse widths and repetition rates. The simultaneous charging and discharging of VBMs implies that their switch gate signals are common to controller, consequently the control burden is low. The carried out simulation results showed the operation of the proposed topology, where the input LVDC is amplified by one hundred times using only five VBMs. Scaled-down experiment confirmed the feasibility of the proposed topology when the LVDC input is amplified by ten times using only two VBMs. Despite the obtained high amplification gains, the stresses on the utilised components are equal and acceptable. Thus, the proposed modular configuration allows the use of the market-available voltage and current ratings semiconductors. Moreover, the proposed topology can be extended to generate bipolar voltage pulses, which may be required for some irreversible electroporation applications, with two additional MMC arms across the treatment chamber.

Finally, the main contribution of the proposed SUPG topology can be summarized as:

- Its MMC SM capacitors, of small capacitance, are charged swiftly and simultaneously.
- It provides redundancy, modularity and scalability by employing several identical VBMs and MMC SMs.
- It allows the use of market-available components.

**REFERENCES**


Ahmed Darwish received the B.Sc. and M.Sc. degrees in electrical engineering from the Faculty of Engineering, Alexandria University, Egypt, in 2008 and 2012, respectively, and the Ph.D degree in electric engineering from Electric and Electronic Engineering Department at the University of Strathclyde, Glasgow, U.K., in 2015.

From 2009 to 2012, he was a Research Assistant at Texas A&M University at Qatar. He is currently a Research Associate with PEDEC group at the University of Strathclyde. His research interests include dc-dc converters, multi-level converters, electric machines, digital control of power electronic systems, energy conversion, renewable energy, and power quality.

Stephen J. Finney received the M.Eng. degree from the Loughborough University of Technology, Loughborough, U.K., in 1988, and the Ph.D. degree from Heriot-Watt University, Edinburgh, U.K., in 1995, both in electrical engineering. For two years, he was at the Electricity Council Research Centre Laboratories, Chester, U.K. For twelve years, he was a Professor with the University of Strathclyde, Glasgow, U.K. He is currently a Chair in Power Electronics, Electronics and Electrical Engineering department at the University of Edinburgh, Edinburgh, U.K. His research interests include high-voltage direct-current, modular multilevel converter, renewable generation, and electrical vehicle.

Barry W. Williams received the M.Eng.Sc. degree from the University of Adelaide, Australia, in 1978, and the Ph.D. degree from Cambridge University, Cambridge, U.K., in 1980. After seven years as a Lecturer at Imperial College, University of London, U.K., he was appointed to a Chair of Electrical Engineering at Heriot-Watt University, Edinburgh, U.K., in 1986. He is currently a Professor at Strathclyde University, U.K. His teaching covers power electronics (in which he has a free internet text) and drive systems. His research activities include power semiconductor modelling and protection, converter topologies, soft switching techniques, and application of ASICs and microprocessors to industrial electronics.

Jim R. McDonald (M’90) received the B.Sc., M.Sc., and Ph.D. degrees from the University of Strathclyde, Glasgow, U.K. He was appointed as the Rolls-Royce Chair in Electrical Power Engineering in 1994 and became Head of Department in 2003 at the University of Strathclyde. He has been Director of the Institute for Energy and Environment at the University of Strathclyde and, in early 2009, was appointed Principal and Vice Chancellor of the University of Strathclyde. He is a member of the Power Academy Executive, the author of many technical papers, and co-author of two books.

Mohamed A. Elgenedy (S’15) received the B.Sc. (with first-class honors) and M.Sc. degrees in Electrical Engineering from Alexandria University, Egypt in 2007 and 2010 respectively. Currently he is working toward the Ph.D. degree at the University of Strathclyde, Glasgow, U.K. He is also an assistant lecturer with the Electrical Engineering Department, Faculty of Engineering, Alexandria University.

In 2012, he was with Spiretronic LLC, Houston, TX, USA, as a Research Engineer. From 2013 to 2014, he was a Research Associate at Texas A&M University at Qatar, Doha, Qatar. His research interests include high power electronics, pulse power generator, electric machine drives, energy conversion, and renewable energy.