TRANSFORMER ISOLATED BUCK-BOOST CONVERTERS

Barry W. Williams
University of Strathclyde, 16 Richmond St, Glasgow G1 1XQ, United Kingdom
barry.williams@strath.ac.uk

Abstract - Of the single-switch dc-to-dc converters, those with the buck-boost voltage transfer function offer the best potential for transformer coupling, hence isolation, at the kilowatt level. This paper highlights the limitations of the traditional magnetic coupled, buck-boost topology. Then four split-capacitor transformer-coupled topologies (specifically the Cuk, sepic, zeta, and new converters) with a common ac equivalent circuit, that do not temporarily store core magnetic energy as does the traditional isolated buck-boost converter nor have a core dc magnetizing current bias as with the sepic and zeta transformer coupled topologies, are explored. Core dc bias capacitive voltage compensation is a practical design constraint in three of the four topologies, while all four must cater for stray and leakage inductance effects. Simulations and experimental results for the new converter at 408W that support the transformer-coupled, single-switch dc-to-dc converter concepts are investigated.

Keywords - switched mode power supplies, smps, dc-to-dc converters, buck boost converters, transformer isolated buck boost converters, Cuk converter, sepic converter, zeta converter, inverse sepic converter.

I. INTRODUCTION

DC-to-dc converters are the enabling backbone of virtually all electronic systems, in industrial, consumer, and domestic products, like hand-held and portable electronics, and every computer. For safety, insulation, compatibility, and noise reasons, most applications require electrical isolation of the converter output from the energy source, where the transformer coupled flyback converter is a viable solution up to a few hundred watts. But higher power electrical isolation may be required by electric vehicles [1], battery chargers [2], fuel cell [3], [4], solar [5], [6], and wind energy, involving super-capacitors, smart grids and distributed generation [7], [8], electronic ballast [9], energy harvesting [10], and power factor correction [11], to name just a few application areas.

Various techniques are used to increase the power capabilities of the basic converters, including interleaved or multiphase converters, bidirectional dc-to-dc converters [12], [13], multiple input converters [14], cascaded output converters, high voltage supplies [15], [16], snubbers [17], and various control techniques [18]-[21]. Flyback circuits use an extra winding, namely a catch winding, and suffer from leakage effects and duty cycle limitations to ensure magnetic core flux reset. Eventually, electrical operating levels are reached where multiple switch topologies are used, like the push-pull converter or variations of the half and full H-bridge converters, where better utilization of the magnetic core is gained by high frequency balanced operation alternating between two magnetic B-H quadrants. Such techniques, although viable, require multiple switches and may resort to the complication of resonant techniques or passive and active snubbers to contain switch losses at ever increasing operating frequencies and through-put power levels.

The basic buck-boost converter output can be isolated via a coupled magnetic circuit [22]. Additional features to isolation are voltage matching and better semiconductor utilization, but the limitation is that magnetic energy is temporarily stored in the coupled circuit core. Thus for a given magnetic material, maximum energy transfer is restricted by core volume, viz. \( \frac{1}{2}BH^x \) Volume.

![Fig. 1. Inductor coupled circuit magnetizing dc bias current of (a) sepic and (b) zeta converters.](http://dx.doi.org/10.21622/RESD.2016.02.2.112)
The core volume is utilized more effectively if magnetic energy transfer is through instantaneous transformer action rather than transfer with intermediate magnetic energy storage. The transformer coupling method commonly used for the sepic and zeta converters is shown in Figure 1, but these topologies result in a core dc flux bias attributable to the output and input average currents, respectively. A better approach is the split-capacitor transformer-coupled Cuk converter topology that utilizes the transformer transfer mechanism criteria without a dc flux bias. This paper identifies three further topologies, all with buck-boost transfer functions, that can operate in a transformer coupled mode, without a dc flux bias. As well as the Cuk converter, the other topologies are based on the sepic and zeta converters, with the fourth topology previously unidentified. Importantly, the common coupling of the circuit inductor in the sepic and zeta converter cases in Figure 1 is not that proposed in this paper, nor is the approach, the intermediate storage approach, used with the common buck-boost isolated converter. The split capacitor ac-mirroring approach adopted with the Cuk converter is employed in all four cases. The four considered topologies represent the four possibilities yielded from two possible transformer primary stage arrangements together with two possible transformer secondary circuit arrangements. A transformer allows all four converters to have the same buck-boost output polarity. The operating similarities and mechanisms of each of the four converters are evaluated and supported by time domain simulations and experimentation. No catch winding, as with a flyback converter, is used.

II. TRANSFORMER ISOLATED BUCK-BOOST CONVERTERS

The conventional isolated buck-boost converter, termed topology A5 in Table 1, operates by temporarily storing energy, $\frac{1}{2}BhV$, in the magnetic core volume. The core volume is utilized differently if electrical energy transfer is through magnetic transformer action rather than core intermediate energy storage. If converter energy is transferred from the source to the load via ripple current (energy change) through a series capacitor, as in Figure 2(a), then that capacitor can be split so as to facilitate an interposed high magnetizing inductance shunt current transformer, as shown in Figure 2(b), and as with the Cuk converter, topology C5 in Table 1. AC-wise, if the output in Figure 2 is to be the same in both circuits, the secondary capacitor must electrically mirror the primary capacitor, so both are equal valued, if the transformer turns ratio $N_t/N_o = \eta_T$ is unity. The secondary capacitor is needed for supporting any dc bias associated with the secondary dc circuit conditions.

The common approach with the sepic and zeta converters is to replace a circuit inductor with a magnetically coupled inductor, as in Figure 1. Although its average voltages are zero, the core has an mmf bias (hence flux bias) due to a dc bias current component, which necessitates an air gap which adversely reduces the magnetizing inductance. The dc current bias, which is a maximum at full load, significantly decreases the allowable alternating flux and increases copper $i^2R$ losses due to the increased number of turns. However, an air gap reduces coupling, which increases leakage inductance, with the associated store energy stressing the converter switch at turn off. Such coupling through circuit inductance can be summarized as a mechanism that requires enhancement of magnetic core imperfections (air gap increased mmf before current saturation onset), whilst split-capacitor transformer coupling relies on magnetic circuit perfection (infinite transformer magnetizing inductance).

A transformer offers voltage matching, hence better semiconductor device utilization by turns ratio variation (semiconductor duty cycle can be increased so as to decrease semiconductor peak current). Secondary circuit reactance can be transferred to the primary for ac analysis according to the turns ratio, squared.

![Fig. 2. Capacitor ac circuit models](image)

Examination of the thirty-three known single-switch, single-diode, dc-to-dc converters [23] reveals that the
Cuk C5, sepic G6, zeta G5, and new buck-boost P5 converters, as shown in Table 1, all with a buck-boost magnitude transfer function, fulfill the series energy transfer capacitor buffering requirement, shown in Figure 2(a). Although the transformer plus split-capacitor buffering approach is commonly used to isolate the Cuk converter output, its possible use on the sepic and zeta converters [24] has been virtually unexploited, with the coupled magnetic circuit with flux bias replacement of an inductor approach favored for these two converters, as in Figure 1. Both references [23] and [24] (c.f. Figure 11(b)) preclude the proposed new buck-boost topology P5, considered as being degenerate. However, with a dc-to-dc switched mode converter, energy transfer is ac circuit based (inductor current variation), while the transfer function is a dc level mechanism (average inductor current). Thus, analysis degeneracy only defines its transfer function, obliterating and masking any unique practical dc circuit features of the pre-degenerate topology. The independence of ac and dc circuit operating mechanisms and their superposition properties should be appreciated. This independence is illustrated by considering the inductor ac and dc currents in any of the basic three dc-to-dc converters. For a given duty cycle (output voltage), as the load is varied, the dc current in the inductor varies, but the superimposed ripple current magnitude remains the same. Conversely, the ripple current magnitude changes with duty cycle, as does the output voltage, yet the load can be adjusted to maintain a constant superimposed inductor, hence constant load and current.

All four converters (in fact all five in Table 1) are reversible (using two switch-diode anti-parallel connected pairs). The sepic G5 and zeta G6 converters are the reverse (or inverse) of each other, while due to circuit symmetry, the other two converters, Cuk C5 and P5, reverse to be the original topology.

Figure 3 shows how the one circuit topology can realize the four considered capacitor-coupled converter topologies in Table 1, by the appropriate reconnection of one end of each transformer winding. Conveniently, the switch emitter is at the zero volt level for all four converters. The ac equivalent circuit of each converter is the same, while the dc equivalent circuits only differ with the mirroring capacitors being dc voltage biased by the input and/or output voltages. The relative input and output voltage polarities remain fixed, as shown in Figure 3. The interposed shunt transformer acts in an ac current controlled mode where the voltage adjusts to meet the corresponding voltage requirement associated with the transformer equation \( (I_o / I_p) = V_o / V_p = N_s / N_p \), along with the converter current/voltage transfer function \( (i_o / i_p) = V_o / E_i = \delta / (1-\delta) \); both enforced since both equations comply with energy conservation. Because of the ac equivalent circuit similarities of the four converters, their component and operational design (including discontinuous conduction operation) and closed loop control design and performance, are all similar. Therefore, because of extensive previous research into Cuk, sepic, and zeta converter closed loop operation, such aspects need not be considered in this paper.

III. TRANSFORMER/CAPACITOR DC BLOCKING

In the Cuk, sepic and zeta converter cases, the split-capacitor mirroring pair in Figure 2(a) must fulfill the important function of buffering, specifically blocking, a dc voltage component from the magnetic coupling element. Table 1 shows the dc component (the input and/or output voltage) each of the series split capacitors, \( C_o \) and \( C_o \), must block, hence support. However, the split capacitors, the Cuk converter, C5, potentially experiences an additive dc component on both windings \( (E_s, V_o) \), while the sepic G5 \( (E, 0) \) and zeta G6 \( (0, V_o) \) converters potentially only experience dc voltage on one winding (primary and secondary, respectively). The dc voltage component is catered for and blocked, by using large capacitance, thereby preventing core saturation. Thus, in these three converters the series split capacitors serve a dual purpose, namely part of the ac energy transfer mechanism (usually associated with high ripple current) and dc voltage blocking. The new buck-boost converter P5 develops no potential dc...
voltage component on the primary or the secondary, because each winding is in parallel with inductance, which as for the zeta converter primary and sepic converter secondary, supports zero average voltage. In practice, in all four converter cases, any capacitor dc voltage bias is accentuated due to circuit non-ideal component voltage drops, including semiconductor, inductor and transformer winding resistance associated (current dependant) voltages. Large capacitance is therefore not necessary for the new converter P5 and such coupling is not applicable to the degenerate basic buck-boost converter A5 if transformer non-storage energy action is to be exploited.

IV. OPERATIONAL CONSTRAINTS

Because all five considered topologies have the same ac equivalent circuit (s/c dc supplies etc.), the switch, diode and inductor peak and average ratings are the same for all five, as are the capacitor ac characteristics for the four split-capacitor topologies. These common electrical characteristics are summarized in table 2. In each case, the average current in the input side (primary) and output side (secondary) inductors, \( I_p \) and \( I_s \), are the input and output average currents, \( I_i \) and \( I_o \), respectively. Only capacitor dc voltage ratings differ, as shown in Table 1. For analysis expediency, the transformer turns ratio is assumed unity \( (\eta_T = 1) \) and the dc blocking capacitors are assumed equal \( (C_p = C_s = C) \). Consequently, both capacitor ac voltages and ac currents mirror each other.

With an inductor in the transformer winding Kirchhoff voltage loop, the average winding voltage is zero, as is the case for one side of the transformer in the zeta (the primary) and sepic (the secondary) converters, and for both sides in topology P5. Since the capacitor on the zero average-voltage-side does not need significant dc blocking capability, the capacitance is dimensioned based solely on circuit ac voltage and frequency restrictions (as opposed to average voltage values plus a superimposed ripple component).

In each of the four transformer action coupled cases, circuit functionality requires that the input and output inductor currents are continuous. Specifically with a continuous conduction mode, CCM, the transfer function integrity and in particular the transformer volt-second (per turn) zero balance is maintained according to the average inductor current, and is not affected by the ripple current magnitude. Inductor ripple current magnitude only influences the minimum load, that is, the CCM-DCM (discontinuous conduction mode) boundary. Non-linear DCM operation is viable, without core saturation, since the magnetizing current falls to zero every cycle.

Energy is transferred in a single direction through the transformer: winding voltage polarities change depending on whether the capacitors are charging or discharging, but with zero average capacitor current.

Capacitance transfers between transformer sides in the turns ratio, inverse squared \( (X_c \propto 1/C) \). Thus in preserving equal energy change for both capacitors, with a turns ratio \( N_s / N_p = \eta_T \), capacitance can be varied, with the voltage satisfying

\[
V_o = \eta_T E \frac{\delta}{1-\delta}
\]

where the switch \( T \) is on, \( t_{on} \) and \( T \) is off, \( t_{off} \), (such that \( t_{on} + t_{off} = 1/\eta_T \))

\[
\delta = t_{on} / \tau.
\]

• Capacitors, \( C_p \) and \( C_s \)

Decreasing split capacitance increases capacitor ripple voltage, but does not necessarily influence the CCM/DCM boundary. The ripple voltage peak-to-peak magnitude is independent of the capacitor dc bias level and is given by

\[
\Delta V_p = \left(1 - \delta\right) \frac{I_x}{C_p} = \delta \frac{I_x}{C_p}
\]

\[
\Delta V_s = \delta \frac{I_x}{C_s} = \left(1 - \delta\right) \frac{I_x}{C_s}
\]

Capacitor ripple voltage is independent of inductances \( L_p \) and \( L_s \), and for unity turns ratio \( \eta_T = 1 \):

\[
\Delta V_p = \Delta V_s \text{ if } C_p = C_s
\]
Table 1. Five Buck-boost Topologies, Showing Inserted Transformer and Split-capacitor Theoretical dc Voltage Stress Levels in Four Cases.

<table>
<thead>
<tr>
<th>Voltage sourced converters</th>
<th>Switch T state</th>
<th>Two operating states</th>
<th>Loop equations</th>
<th>Average capacitor voltage</th>
<th>Classification δ = ton / τ</th>
<th>Voltage transfer function ( \xi (\delta) )</th>
<th>Features</th>
</tr>
</thead>
<tbody>
<tr>
<td><img src="#" alt="Diagram" /></td>
<td>switch T ON</td>
<td>( I_{l}/I_{o} )</td>
<td>( L \times \Delta i_{L} = \int_{t_{on}}^{t_{off}} i_{L} , dt = -t_{off} \times E - t_{on} \times V_{o} )</td>
<td>( E_{i} +</td>
<td>V_{o}</td>
<td>)</td>
<td>A5 BUCK-BOOST (a)</td>
</tr>
<tr>
<td><img src="#" alt="Diagram" /></td>
<td>switch T OFF</td>
<td>( I_{o}/I_{l} )</td>
<td>( C \times \Delta V_{c} = \int_{t_{on}}^{t_{off}} i_{c} , dt = -t_{on} \times I_{o} ) ( = t_{off} \times I_{l} )</td>
<td>( V_{o} )</td>
<td>C5 Cuk (b)</td>
<td>( -\delta ) ( 1 - \delta )</td>
<td>Continuous input current input and output current</td>
</tr>
<tr>
<td><img src="#" alt="Diagram" /></td>
<td>switch T ON</td>
<td>( I_{l}/I_{o} )</td>
<td>( C \times \Delta V_{c} = \int_{t_{on}}^{t_{off}} i_{c} , dt = -t_{on} \times I_{o} ) ( = t_{off} \times I_{l} )</td>
<td>( E_{i} )</td>
<td>G6 ZETA (c)</td>
<td>( +\delta ) ( 1 - \delta )</td>
<td>Discontinuous input current output current</td>
</tr>
<tr>
<td><img src="#" alt="Diagram" /></td>
<td>switch T OFF</td>
<td>( I_{o}/I_{l} )</td>
<td>( C \times \Delta V_{c} = \int_{t_{on}}^{t_{off}} i_{c} , dt = -t_{on} \times I_{o} ) ( = t_{off} \times I_{l} )</td>
<td>( 0 )</td>
<td>G5 SEPIC (d)</td>
<td>( -\delta ) ( 1 - \delta )</td>
<td>Continuous input current voltage source output</td>
</tr>
<tr>
<td><img src="#" alt="Diagram" /></td>
<td>switch T ON</td>
<td>( I_{l}/I_{o} )</td>
<td>( C \times \Delta V_{c} = \int_{t_{on}}^{t_{off}} i_{c} , dt = -t_{on} \times I_{o} ) ( = t_{off} \times I_{l} )</td>
<td>( 0 )</td>
<td>P5 NEW (e)</td>
<td>( -\delta ) ( 1 - \delta )</td>
<td>Discontinuous input current voltage source output</td>
</tr>
</tbody>
</table>

Magnetic coupling (1:1 and \( C_{p}=C_{0} \))

<table>
<thead>
<tr>
<th>Coupling mechanism</th>
<th>Primary dc bias</th>
<th>Secondary dc bias</th>
</tr>
</thead>
<tbody>
<tr>
<td>Magnetic storage coupling</td>
<td>( I_{l} )</td>
<td>( I_{l} (1 - \delta) / \delta )</td>
</tr>
<tr>
<td>Transformer coupling</td>
<td>( E_{i} )</td>
<td>( V_{o} )</td>
</tr>
</tbody>
</table>

Primary dc bias | \( I_{l} \) | \( E_{i} \) | \( 0 \) |

Secondary dc bias | \( I_{l} (1 - \delta) / \delta \) | \( V_{o} \) | \( 0 \) |
Table 2. Common Component Characteristics.

<table>
<thead>
<tr>
<th>Parameter</th>
<th>Description</th>
<th>Single Inductor</th>
<th>Two Inductors</th>
</tr>
</thead>
<tbody>
<tr>
<td>( \delta = t_{on} / \tau = t_{on} f_s )</td>
<td></td>
<td>( \eta_T \mid \delta \mid )</td>
<td></td>
</tr>
<tr>
<td>( \eta_T = N_s / N_p = 1 )</td>
<td>topology</td>
<td>A5</td>
<td>C5, G6, G5, P5</td>
</tr>
<tr>
<td>( C_p = C_s )</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Average voltage switch and diode</td>
<td>( V_{tq}, V_o )</td>
<td>( E_i, V_o )</td>
<td>( E_i, V_o )</td>
</tr>
<tr>
<td>Maximum voltage switch and diode</td>
<td>( V_{tq}, V_o )</td>
<td>( E_i + V_o, E_i + V_o )</td>
<td>( E_i + V_o, E_i + V_o )</td>
</tr>
<tr>
<td>Switch current average and peak</td>
<td>( I_t, I_t )</td>
<td>( I_o \delta / 1-\delta, I_o / 1-\delta )</td>
<td>( I_o \delta / 1-\delta, I_o / 1-\delta )</td>
</tr>
<tr>
<td>Diode current average and peak</td>
<td>( I_d, I_d )</td>
<td>( I_o, I_o / 1-\delta )</td>
<td>( I_o, I_o / 1-\delta )</td>
</tr>
<tr>
<td>Average inductor current input and output</td>
<td>( I_{lp}, I_{ls} )</td>
<td>( I_i / \delta )</td>
<td>( I_i, I_o )</td>
</tr>
<tr>
<td>Inductor ripple current input and output</td>
<td>( \Delta I_{lp} = \Delta I_{ls} )</td>
<td>( \delta E_i / L_p )</td>
<td>( \delta E_i / L_p, 1-\delta V_o / L_s )</td>
</tr>
<tr>
<td>Capacitor ripple voltage</td>
<td>( \Delta V_{cp} = \Delta V_{cs} )</td>
<td>--</td>
<td>( \delta I_o / C )</td>
</tr>
</tbody>
</table>

Capacitor maximum \( dv/dt \) stress depends on the smaller of \( t_{on} \) and \( t_{off} \), that is the duty cycle \( \delta \): when \( \delta < \frac{1}{2} \) the maximum \( dv/dt \) stress is

\[
\left. \frac{\Delta V_{cp}}{\Delta t} \right|_{\text{max}} = \frac{I_o}{C_p} \quad \text{and} \quad \left. \frac{\Delta V_{cs}}{\Delta t} \right|_{\text{max}} = \frac{I_o}{C_s}
\]

(4)

when \( \delta < \frac{1}{2} \) the maximum \( dv/dt \) stress is

\[
\left. \frac{\Delta V_{cp}}{\Delta t} \right|_{\text{max}} = \frac{I_i}{C_p} \quad \text{and} \quad \left. \frac{\Delta V_{cs}}{\Delta t} \right|_{\text{max}} = \frac{I_i}{C_s}
\]

(5)

The capacitor dc bias voltage is the input and/or output voltage, or zero, depending on the dc topology. If dc biased, the capacitor voltage reaches zero during the off-period (hence DCM) when:

from equation (2), for the primary side capacitor biased by \( E_i \)

\[
I_o = 2 \frac{E_i}{(1-\delta)\tau} C_p = 2 \frac{V_o}{\delta \tau} C_p
\]

(6)

corresponding to a critical minimum load resistance of

\[
R_{DCM} < \frac{\sqrt{2}}{\frac{\delta^2}{C_p (1-\delta)}}
\]

(7)

from equation (3), for the secondary side capacitor biased by \( V_o \)

\[
I_o = 2 \frac{V_o}{\delta \tau} C_s = 2 \frac{E_i}{(1-\delta)\tau} C_s
\]

(8)

corresponding to a critical minimum load resistance of

\[
R_{DCM} < \frac{\sqrt{2}}{\frac{\delta}{C_s}}
\]

(9)

Hence C5 has two capacitor discontinuous constraints, the zeta and sepic converters one capacitor constraint, while P5 has no capacitor constraints because of the juxtaposition of two inductors, \( L_p \) and \( L_s \). Since the input and output currents are related by the transfer function, in the case of a non-reversible Cuk C5 converter, with \( \eta_T = 1 \), both capacitors enter DCM simultaneously at a specific duty cycle, when
\[ C_p = \frac{\delta}{1 - \delta} C_s \]  

(10)

- Inductors, \( L_p \) and \( L_s \)

DCM also occurs when an inductor current ripple reaches zero during the switch off period \( t_{\text{off}} \), at which instant the associated capacitor maintains a constant dc bias voltage for the remainder of the switching period \( t \).

In each case, the primary-side inductor \( L_p \) average current is the average input current \( i_i \), while the secondary-side inductor \( L_s \) average current is the output average current \( i_o \). Operation assumes that both inductor currents are not discontinuous. The (current hence voltage) transfer function integrity is based on the average inductor current, independent of the ripple current magnitude. The ripple current specifies a DCM boundary, thus two CCM-DCM boundaries exist, viz. one for each inductor, \( L_p \) and \( L_s \). The optimum design is the case where both inductors enter the discontinuous current mode at the same load current level, but unexploitably, this is only possible for a specific duty cycle.

For a given set of operating conditions and circuit component values, the input inductor \( L_p \) ripple current is the same for all four topologies, since each experiences the input voltage \( E_i \) for the same period of time \( t_{\text{on}} \), that is

\[ \Delta i_{Lp} = \frac{E_i t_{\text{on}}}{L_p} = \delta \frac{\tau E_i}{L_p} = (1 - \delta) \frac{\tau V_o}{L_p} \]  

(11)

Similarly, for each topology, the output inductor \( L_s \) ripple current is the same in all four cases and can be expressed in terms of the output voltage \( V_o \) and switch off time \( t_{\text{off}} \), specifically

\[ \Delta i_{Ls} = \frac{\tau V_o}{L_s} = (1 - \delta) \frac{\tau E_i}{L_s} \]  

(12)

Inductor ripple current is independent of split capacitance \( C_p \) and \( C_s \), and for unity turns ratio \( \eta \tau = 1 \):

\[ \Delta i_{Lp} = \Delta i_{Ls} \text{ if } L_p = L_s \]

Since the output inductor average current is equal to the load current and all four converters have the same output inductor ripple, the critical maximum load resistance \( R_{\text{crit}} \) for DCM is the same and can be determined from equation (12), as

\[ R_{\text{DCM}} \geq \frac{2L_p}{(1 - \delta) \tau} \]  

(13)

or if the input inductor enters discontinuous conduction before the output inductor, from equation (11)

\[ R_{\text{DCM}} \geq \frac{2\Delta L_p}{\tau (1 - \delta)} \]  

(14)

Equating (13) and (14) gives the boundary condition as to which inductor enters DCM first, and like the capacitor DCM condition, is purely duty cycle dependant:

\[ L_s = \frac{\delta}{1 - \delta} L_p \]

The ripple current (voltage) magnitude, hence inductance (capacitance), trades rapid response with large ripple current (voltage) against closed loop stability reduction and a higher DCM boundary.

V. CONVERTER SIMULATIONS

Table 3 summaries the component values used for the time domain transient simulations (and practically), with typical simulation results for each converter shown in Figure 4. Perfect transformer coupling, \( k = 1 \), is assumed, with the practical consequences and remedies for leakage effects considered in subsequent sections.

<table>
<thead>
<tr>
<th>( E_i )</th>
<th>20V</th>
<th>T, mosfet</th>
<th>200V, 54mΩ</th>
</tr>
</thead>
<tbody>
<tr>
<td>( L_p )</td>
<td>1.0mH, 74mΩ, 10A</td>
<td>D, SiC</td>
<td>600V, 10A</td>
</tr>
<tr>
<td>( L_s )</td>
<td>1.0mH, 74mΩ, 10A</td>
<td>( t_{\text{on}} )</td>
<td>15μs</td>
</tr>
<tr>
<td>( C_p, C_s )</td>
<td>10μF, 10μF</td>
<td>( \Delta )</td>
<td>75%</td>
</tr>
<tr>
<td>( L_o )</td>
<td>100μF</td>
<td>( f_s )</td>
<td>50kHz</td>
</tr>
<tr>
<td>( \eta )</td>
<td>1</td>
<td>(100mH:100mH)</td>
<td>K</td>
</tr>
</tbody>
</table>
Cuk-75% coupled 80W i-p

\[ V_o = 57.18 \pm 0.1V \]
\[ I_{Lp} = 4A \pm 146mA \]
\[ V_{Cp} = 19.5V \pm 1V \]
\[ I_{Ls} = 1.33A \pm 145mA \]
\[ V_{Cs} = 0.21V \pm 1V \]

Septic-75% coupled 80W i-p

\[ V_o = 57.18 \pm 9\mu V \]
\[ I_{Lp} = 4A \pm 146mA \]
\[ V_{Cp} = 0.23V \pm 1V \]
\[ I_{Ls} = 1.33A \pm 145mA \]
\[ V_{Cs} = 56.7V \pm 1V \]

Zeta-75% coupled 80W i-p

\[ V_o = 57.18 \pm 9\mu V \]
\[ I_{Lp} = 4A \pm 146mA \]
\[ V_{Cp} = 0.23V \pm 1V \]
\[ I_{Ls} = 1.33A \pm 145mA \]
\[ V_{Cs} = 56.7V \pm 1V \]
The open-loop simulation results in Figure 4, summarized in Table 4, albeit at the same operating point for all four converters, confirm that the ac operating conditions are identical. The differences are in the split-capacitor dc bias and the ripple in the input current (discontinuous/ discontinuous) and output voltage ripple, due to discontinuous output current. The low output voltage ripple for the Cuk and zeta converters, because of continuous output current, illustrates that the 100uF output capacitance \( C_o \) could be reduced. Nonetheless, output capacitor equivalent series resistance, ESR, not accounted for in the simulations, would tend to dominate the output ripple voltage. Generally, the small simulation variations are due to the different Joule losses in the various operating Kirchhoff voltage loops.

VI. EXPERIMENTAL RESULTS

Figure 3 illustrates that all four split-capacitor converters can be practically assessed with a single hardware arrangement, with facilities to reconnect the transformer winding terminations. With the transformer winding terminal connected to the each of the split capacitors fixed, the output voltage polarity is fixed, independent of the connection (0V or \( E_i / V_o \)) of the remaining winding terminals. Also, Figure 7 will show that the same commonality exists for the
necessary switch leakage energy clamping snubber circuit.

Since no mmf bias is required of the coupling transformer, the high relative permeability (>30,000) and high saturation flux density >1.2T, of low-loss, high Curie temperature, nanocrystalline strip core material can be exploited, with switching frequencies in excess of 100kHz. The high permeability justifies the high transformer magnetizing inductance (100mH:100mH) used in the simulations.

Experimental results are open loop. Because the ac circuit is identical for all four converters, the 408W practical result in Figure 5 is indistinguishable between the four converters, including the overshoot and ringing components. The RCD snubber uses ½nF of capacitance, amounting to 0.05W of loss (at \( E_i=20\text{Vdc} \) and 50kHz); which is insignificant to the overall converter efficiency.

Differences (36.2W in 408W) between simulated and experimental results in Figure 5 are accounted for by non-modeled core losses, winding proximity and eddy (Foucault) current created copper losses, plus switching and RCD snubber losses that are not modeled.

**VII. SUMMARY OF PRACTICAL RESULTS**

Figure 6 shows the open-loop dependence of capacitor voltage and ripple, output voltage and current regulation (droop), and efficiency, on average input current magnitude \( I_i \). The converter circuit component values are as shown in Table 3. Without exception, these graphs show that the ac characteristics of the four converters are indistinguishable, expected given all four have the same ac equivalent circuit. Any differences are due to losses in the output capacitor due to different ripple currents, hence ESR \( R \) losses.

The efficiency and voltage regulation deteriorate (near linearly) with increased load/input current. In confirming the inductor ripple current equations in Table 2 and equations (11) and (12), the inductor ripple currents are independent of load current - figures 4 and 5. Figure 6c shows that converter efficiency decreases with load.

Also in accordance with the theory, equations (2) and (3) and table II, the capacitor ripple voltage \( \Delta V_C \) in Figure 6(d) increases linearly with increased load current (for a given \( \delta \), etc.) and is independent of terminal input/output voltages. Due to circuit Kirchhoff loop losses, specifically the unequal inductor resistive component voltages, not included in the theory, the capacitors have a current-dependant small dc bias (in addition to any input/output dc blocking voltage), which is duty cycle and load dependant, as shown in Figure 6(a). Figures 4 and 5 show that if the inductances are equal \( (L_i = L_o) \), with a transformer 1:1 turns ratio, the ripple current magnitudes are equal. From Table I, the relative average current magnitudes in both inductor windings (which equal the average input/output currents), change-over at \( \delta = \frac{1}{2} \), when \( V_o = E_i \).
In contrast to the poor open-loop output voltage regulation, the converters exhibit good output current regulation characteristics, as shown in Figure 6(b). The voltage regulation in Figure 6(b) deteriorates because semiconductor voltages and IR drops detract from the effective input and output voltages. On the other hand, the current transfer ratio is largely unaffected by voltage components; it is purely a relation between the input and output current, independent of the input voltage. Hence, at the modest input voltage of 20V dc, the current regulation is significantly better than the voltage regulation. Such a regulation feature is common to all dc-to-dc converters.

Increasing the input voltage from 20V dc to 30V dc to 45V dc, for a given input current results in improved efficiency (as shown in Figure 4c), hence better voltage regulation, since the Joule IR type voltage drops become less significant. For example, at 8A average input current, the efficiency increases from 73% to 75.5%, corresponding to the open-loop output voltage droop decreasing from 26% to 16.5%, for 20V dc and 30V dc, respectively. As shown in Figure 5 and plotted in Figure 6, the efficiency at 45Vdc and 9A average input improves to 85.7%, at 20kHz. Switch RCD snubber losses at a few tens of milliwatts, are insignificant.

Fig. 6. Experimental results at 50kHz, δ=75%, $E_i=20V$ and varied average input current, for the four transformer-coupled buck-boost dc-to-dc converters (C5=Cuk, G5=sepic, G6=zetanew, P5=New): (a) capacitor $C_p$ and $C_s$ dc voltage bias, (b) output voltage $V_c$ and current $I_o$ regulation (droop), (c) efficiency, and (d) capacitor $C_p$ and $C_s$ ripple voltage/10.

VIII. OPERATIONAL CONSTRAINTS

Each circuit configuration (coupled and uncoupled) has leakage and/or stray inductance, hence it suffers from trapped energy switch and diode over voltage at commutation. The key physical design aspect is to minimize stray/leakage inductance, accomplished by using transformer bifilar windings and a core with as high as possible permeability (low core reluctance). Since stray/leakage inductance inevitably remains, current commutation overlap occurs, whence switch turn-on snubbing is inherent. Switch/diode turn-off clamping/snubber energy if not dissipated, any energy recovered should feed back to the supply rather than the output, which is variable, so as not to affect the output regulation and more importantly not to upset
the transformer $V_{T_s}$ balance, which is hyper-critical in single-switch converter configurations, if core saturation is to be avoided.

The inevitable leakage in itself is not a problem, nor is a high converter power rating. Converter topology physical construction and electrical isolation are similar up to about 1kV. That is, leakage and stray inductance are largely independent of voltage up to 1kV. Trapped energy is determined by the current magnitude, squared. Thus, the lower the voltage for a given power rating, the higher the current, which results in significantly higher trapped energy being proportional to current squared $\frac{1}{2}L_i^2$. Therefore, low-voltage high-current converter design is challenging. A single power semiconductor clamping device (5W transient voltage suppressor) but not a metal oxide voltage suppressor (high capacitive energies at high frequencies) is adequate for a few Watts of losses, as shown in Figure 7(a). At higher dissipation levels, an RCD snubber as shown in Figure 7(b), not only controls inductive leakage current induced voltage levels, but also reduces switch turn-off losses. At even higher current levels, the complication of snubber energy recovery may be viable, where active techniques are required, as shown in figures 7(c) and 7(d). The switch $S$, in Figure 7(c) is self synchronized, its gate being ac coupled via an auxiliary autotransformer winding on $L_i$. The main switch $T$ and recovery switch $S$ are gated together, and the topology in Figure 7(d.i) can use a common gate driver (with $T$ gate ac coupled as in Figure 7(c)). The minimum reset time (minimum switch on-time), $t_o \geq t_1 + t_2$, comprises a fixed period $t_2 = \frac{\sqrt{2}V}{\omega_r}$ where $\omega_r = \sqrt{L_iC_i}$, at which time the snubber capacitor retains zero voltage, provided $\eta_c < \frac{1}{2} V_{C_{sn}} / E_i$. The interval $t_2$ is source voltage and trapped energy dependent ($V_{C_{sn}}$ max), specifically $t_2 = (V_{C_{sn}} \max \eta_c E_i) / \eta_c \omega_r E_i$, where $\eta_c$ is the reset transformer turns ratio, effectively $\eta_c$ is unity for Figure 7(c) analysis.

The leakage energy associated with the recovery transformer in Figure 7(d), is also recovered, and the series inductance $L_i$ function may be fulfilled by recovery transformer leakage. The same snubber topology is employed on the switch/diode on both sides of the transformer, which then also caters for bidirectional converter operation.

Attempts at passive energy recovery are hampered since the switch supporting voltage $V_{T_s}+E_i$ is more than the supply voltage $E_i$ but less than the peak voltage $V_{C_{sn}}$, produced by capacitor storage of the trapped energy.

Previous active recovery circuits [25] use a floating switch gate/source, that experiences high $dv/dt$'s. Also the main switch experiences the recovery current at switch turn-on [25] and energy is fed into the output circuit, which is a variable voltage; therefore portion of the reset period is not only load current dependant but also duty cycle dependant [25].

Fig. 7. Stray/leakage inductance energy clamping techniques: (a) Zener clamp, $V_i > E_i + V_{sn}$ (b) RCD/soft clamp snubber, (c) active regenerative turn-off snubber, and (d) isolated active recovery.

IX. CONCLUSIONS

Four single-switch, transformer-coupled buck–boost converters have been analyzed and assessed theoretically, in simulation and experimentally. This paper has highlighted the ac circuit equivalence of the Cuk, sepic, zeta and new converters. All four converters use two inductors and two split mirroring capacitors with a shunt transformer interposed, and
have identical ac characteristics, but differ in terms of mirroring capacitor dc bias. The external input and output ac current conditions differ, being combinations of either continuous and/or discontinuous. The voltage transfer function is independent of inductor ripple current, being dependent on average inductor currents. Specifically, the primary-side inductor average current is the average input current, while the secondary-side inductor average current is the average output current, in the ratio \( \delta/(1-\delta) \), independent of current ripple. Discontinuous conduction is inductor ripple current magnitude dependent, while capacitor constant voltage mode characteristics (capacitor equivalent to inductor DCM) are induced by inductor DCM (and vice versa).

The transformer dc current (hence flux) bias in the conventionally coupled sepic and zeta converters under utilizes the core two quadrant flux swing capability and increases the total copper losses. The copper losses are increased because of the reduced allowable flux swing, and with an air gap the number of turns for a given inductance increases, hence resistance increases. By separating transformer and inductor functions, each can be optimally and independently designed.

 Practically, the only limitation in realizing a high-power single-switch, transformer-isolated dc-to-dc converter, is trapped energy associated with stray and leakage inductances. Four clamping/snubber circuits, to cater for the leakage trapped energy at switch turn-off, have been proposed, which facilitate operation from a few watts output to over 2kW.

REFERENCES


