
This version is available at https://strathprints.strath.ac.uk/59246/

Strathprints is designed to allow users to access the research output of the University of Strathclyde. Unless otherwise explicitly stated on the manuscript, Copyright © and Moral Rights for the papers on this site are retained by the individual authors and/or other copyright owners. Please check the manuscript for details of any other licences that may have been applied. You may not engage in further distribution of the material for any profitmaking activities or any commercial gain. You may freely distribute both the url (https://strathprints.strath.ac.uk/) and the content of this paper for research or private study, educational, or not-for-profit purposes without prior permission or charge.

Any correspondence concerning this service should be sent to the Strathprints administrator: strathprints@strath.ac.uk

The Strathprints institutional repository (https://strathprints.strath.ac.uk) is a digital archive of University of Strathclyde research outputs. It has been developed to disseminate open access research outputs, expose data about those outputs, and enable the management and persistent access to Strathclyde’s intellectual output.
High Speed Integrated Digital to Light Converter for Short Range Visible Light Communication

Aravind V. N. Jalajakumari, Member IEEE, Enyuan Xie, Jonathan McKendry, Member IEEE, Erdan Gu, Martin D. Dawson, Fellow IEEE, Harald Haas, Member IEEE, Robert K. Henderson, Senior Member IEEE

Abstract—Design details and characterisation results of an integrated digital to light converter (DLC) for short range visible light communication (VLC) is reported. The integrated DLC can generate 16 light intensity levels at fast switching speeds, up to 500 MHz, thus enabling fast intensity modulated VLC. Data rates up to 365 Mb/s are achieved with bit error rate (BER) $1 \times 10^{-3}$ at a link distance of 5 cm and average electrical power efficiency of 70%. Optimisation in the micro light emitting diode ($\mu$LED) manufacturing process has resulted in approximately three fold increase in data rate of the system. Spectrally efficient modulation schemes like orthogonal frequency division multiplexing (OFDM) and pulse amplitude modulation (PAM) are also demonstrated using this integrated system.

Keywords—Visible light communication, DLC, optical wireless communication, DAC, CMOS

I. INTRODUCTION

In visible light communication (VLC) the intensity of light is modulated to transmit digital data into free space [1]. The availability of the unregulated visible light spectrum and the finite radio frequency (RF) spectrum has led to research interest in VLC. High speed VLC systems require light sources with fast switch ON/OFF times to enable high speed communication. Semiconductor light emitting diodes (LEDs) are suitable candidates for this due to their high inherent bandwidth [2]. Another advantage of LEDs is that they can be controlled electronically. High speed VLC links have been realised using micro light emitting diodes ($\mu$LEDs) [3], [4] and commercial LEDs [5], [6], [7]. These VLC links utilise a single LED to establish communications by varying either the voltage or current, thereby achieving intensity modulation.

A single VLC link can be established using multiple LEDs, whereby turning on more than one LED, the intensity of light generated can be varied [8]–[11]. This is achieved using a digital to light converter (DLC), where each input digital code translates to turning on a corresponding number of LEDs to represent a proportional intensity level. Fig. 1 shows a 2-bit DLC output LED operation at 2 different digital input codes. This method of varying the intensity of the light for modulation has advantages including power efficiency and assured monotonicity in the output power levels. Published driver architectures [8], [9] utilise discrete components to realise such communication links, whereas [11] realises an integrated complementary metal oxide semiconductor (CMOS) Gallium Nitride (GaN) DLC system. Effects of $\mu$LED mismatch in such a system was studied in [10]. Symbol rates up to 100 MS/s have been achieved in [11] using 4-PAM and a voltage mode drive scheme.

In this study, a digital current mode driver is employed to drive an array of $\mu$LEDs realising a DLC. An improved metallisation scheme has given a better linear response compared with [11]. Since the LED driver is a DLC, it has the flexibility to accept an incoming data stream generated with any standard modulation scheme, however results are presented only for OFDM modulation. In this paper, an integrated VLC transmitter is proposed with 16 $\mu$LEDs wire bonded on top of a current steering digital-to-analog converter (DAC) based CMOS driver. Such a driver would be relevant to short range VLC applications including internet of things (IoT).

The rest of the paper is organised as follows. Driver circuit architecture, $\mu$LED array construction and wire bonding details are presented in Section II. In Section III the experimental setup is presented. In Section IV, DLC characteristics and data link measurement results are given. Conclusions are given in Section V.
II. SYSTEM DESCRIPTION

The integrated DLC consists of two components, namely a current steering DAC based CMOS LED driver and GaN based µLED array with 16 µLEDs.

A. Driver architecture

Fig. 2 shows the block diagram of the CMOS DLC. 4-bit data received through a high speed (500 MHz) low voltage differential signalling (LVDS) receiver is converted to a 16 bit thermometer code. Each bit in the thermometer code is converted to a differential mode signal and buffered, which controls 16 differential current cells (I_DAC). Each current cell has an adjustable output current (1mA to 16mA) and two output branches (differential structure), with out-of-phase currents, namely, main branch and dummy branch. The current cell architecture is also shown in Fig. 2.

A current cell consists of an N-channel metal oxide semiconductor field effect transistor (NMOS) current source transistor, cascode transistor and differential pair switches. It is capable of operating up to 500 MHz switching speeds. A high bit from the thermometer code will cause all current to flow through the main branch and no current through the dummy branch; a low bit will reverse the current flow. The main branch of each driver is connected to a customized pad opening onto which µLEDs are wire bonded and dummy branch is tied to 1.8 V rail.

B. µLED array construction

The GaN µLED array is fabricated in a common anode process. Since the driver has NMOS current sources with open drain architecture which requires individual cathodes from each µLED, a common anode construction is used. The µLED arrays are fabricated from commercial 450 nm Indium Gallium Nitride (InGaN)/Gallium Nitride (GaN) LED wafer grown on the sapphire substrate with c-plane (0001) surface orientation. Each one-dimensional linear array consists of 16 top-emitting µLED elements. In order to be compatible with NMOS transistor-based drivers, these arrays have a reversed configuration compared with conventional ones [3]. Each µLED element in these novel arrays is individually addressed by its own n-type contact (cathode) with a shared p-type contact (anode). To achieve this configuration, 16 Gallium Nitride (GaN) mesas are firstly etched down onto the sapphire substrate by Cl2-based inductively coupled plasma (ICP). Then, a disk-shaped µLED element with a diameter of 24 µm is generated on each mesa through another ICP etching to n-type GaN. These steps enable the isolation between the µLED elements from the shared p-type and n-type GaN layers. After these etching steps, metal contact to p-type GaN is formed through e-beam evaporation and thermal annealing. Two metal schemes, 20 nm Pd (labelled as SEG1) and 10/20 nm Ni/Au (labelled as SEG2) are employed for comparison. Annealing conditions for the above schemes are 300 °C in Nitrogen (N2) ambient and 500 °C in air ambient, respectively. The metallisation on the isolated n-type GaN mesa is formed by sputtering a Ti/Au (50/200 nm) metal bilayer. Then, a 300 nm thick SiO2 layer is deposited by plasma enhanced chemical vapour deposition. After selectively removing SiO2 on top of each element, another Ti/Au metal bilayer is deposited to interconnect LED elements and, thus, form a shared p-type contact (anode).

C. Wire bonding and Packaging

The CMOS LED driver and GaN µLED array are wire bonded to establish electrical connectivity. Customised 60 µm pads are provided at the centre of the CMOS LED driver to facilitate the wire bond. Standard 25 µm gold wire is used for bonding purposes in Palomar 8000 bonding machine. Fig. 3 shows the bonded DLC chip. The bonded chip is packaged in a 120 pin ceramic pin grid array (CPGA) package with transparent lid.

III. EXPERIMENTAL SETUP

A printed circuit board (PCB) [12] with an off-the-shelf field programmable gate array (FPGA) daughter card (Opal Kelly XEM6310) is used to house the DLC chip. The main functions of the PCB are to provide adjustable external bias control, supply adequate power and control/data interface for the DLC chip. VDD_LED node is supplied from an external 8.2 V direct current (DC), whereas VDD_DUMMY is tied to 1.8 V internally through wire bonding (see Fig. 2). The serial
Fig. 4: Input-Output characteristics of SEG1 and SEG2 chips

(a) SEG1  
(b) SEG2

Fig. 5: DNL and INL of SEG1 and SEG2 chips

(a) DNL of SEG1  
(b) DNL of SEG2  
(c) INL of SEG1  
(d) INL of SEG2

Fig. 6: 16-QAM constellation of SEG2 and SEG1 chips at a clock rate of 200MHz

(a) SEG1  
(b) SEG2

Fig. 7: BER of SEG1 and SEG2 chips at 16-QAM, 200 MHz interface of the DLC chip enabled current variation during different experiments (1 mA - 16 mA). For the SEG2 chip the bias current was 8 mA at 8.2 V, whereas due to its inferior performance a higher bias current (11 mA) and voltage (11 V) was needed for the SEG1 chip to generate the same light output. Data to be transmitted through the µLEDs and control signals for the DLC chip are generated in a personal computer (PC) and sent to the FPGA card through a universal serial bus (USB) interface. A custom receiver module [13] with electrical bandwidth of 850 MHz is used to receive the data. The receiver module has a Hamamatsu S8890 Si avalanche photodiode (APD), custom built concentrator and an off-the-shelf transimpedance amplifier (Maxim MAX3665). The received data is sampled using a digital storage oscilloscope (DSO) (Agilent 7402D) and processed offline in Matlab. The distance between the µLED array and the APD receiver is 5 cm.

IV. DLC RESULTS

Various static characteristics of the DLC are measured to quantify its performance. These are input-output characteristics; differential non-linearity (DNL) [14], which is the difference between the actual output step and ideal least significant bit (LSB) step expressed in LSBs; and integral non-linearity (INL) [14], which is the difference between actual output and ideal output expressed in LSBs. All static measurements are performed at different bias current configurations (1 mA to 16 mA in steps of 1 mA).

A. Static characteristics

Input-output characteristics of both SEG1 and SEG2 are shown in Fig. 4. The output power of SEG2 is ~6 times that of SEG1. It can also be seen that the SEG2 chip offers better linearity over the code range compared with SEG1. Both SEG1 and SEG2 systems are monotonic due to the thermometer coding scheme in the DAC. Both DNL and INL of the 4 bit segmented DLC system are characterised. For 4-bit linearity, INL of the DLC system should be within 0.5 LSB which implies the DNL should be within ± 1 LSB. Fig. 5 shows DNL and INL for both SEG1 and SEG2 chips. The SEG2 chip has its DNL and INL within limits whereas the SEG1 chip does not due to its inferior linearity. The INL
performance of the SEG2 chip indicates 5 bits performance. Better linearity of SEG2 chip can be attributed to the contact metallisation scheme (Ni/Au) which gives better performance compared with SEG1 (Pd). The average power efficiency of the driver is calculated assuming a uniform distribution of ones and zeros in a random information signal thus on an average 8 LEDs are in ON state and 8 in the OFF state. An individual LED current of 16 mA results in 128 mA current through both main and dummy branch. VDD_LED of 8.2 V (7 V across LED and 1.2 V across the driver) results in an average ON LED output power of 0.9 W and average ON driver power of 0.15 W. VDD_DUMMY of 1.8 V results in average OFF driver power of 0.23 W. Average power efficiency is the ratio of LED output power (0.9 W) to the total input power to the driver (0.9 + 0.23 + 0.15 W) is then 70%. It is possible to reduce the dummy node supply to 1.2 V, while keeping all of the transistors in saturation thereby maintaining linearity and reducing power dissipation further.

B. Data transmission results

A data rate up to 365 Mbps has been achieved with OFDM modulation (16 QAM, cyclic prefix (CP) = 10, 128 point fast Fourier transform (FFT)) while clocking the SEG2 chip at 200 MHz. A clipping limit of \( \pm 3.2\sigma \), which results in negligible distortion [15], was used and kept constant for all experiments. Compared to discrete component DLC implementations [8], this is approximately a 10 fold increase in data rate. This is due to circuit miniaturisation, high bandwidth \( \mu \)LEDs and a better metallisation scheme. Fig. 6 shows the constellation diagram for both SEG1 and SEG2 chips while transmitting data in the configuration mentioned above. It is evident from the constellation that the non-linear transfer characteristic of the SEG1 chip is worsening the BER. The data rate versus BER is shown in Fig. 7. The SEG2 chip has its BER within forward error correction (FEC) limits of \( 1 \times 10^{-3} \) [16] up to 365 Mbps, and for the SEG1 chip the maximum possible data rate is \( \approx 130 \) Mbps. The OFDM bit stream length was 32 bits limiting the BER to \( 7.9 \times 10^{-4} \). The link distance of 5 cm could be increased further by using additional optical components [17].

V. Conclusion

Integration of GaN \( \mu \)LEDs and a CMOS LED driver into a single package has resulted in a short range VLC transmitter capable of transferring data up to few hundred Mbps. This DLC drive scheme combined with improvements in \( \mu \)LED metallisation scheme are shown to be suited for complex modulation schemes such as OFDM whilst operating at high power efficiency. Applications such as IoT which require short range VLC transmission would benefit from this system.

VI. Acknowledgements

We gratefully acknowledge support by the School of Engineering at the University of Edinburgh for providing a scholarship for this work, which is aligned to the UK Engineering and Physical Sciences Research Council (EPSRC) project EP/K00042X/1. We would also like to thank Grahame Faulkner for providing the optical receiver and Dobroslav Tsonev for providing the decoding firmware.