
This version is available at https://strathprints.strath.ac.uk/59144/

Strathprints is designed to allow users to access the research output of the University of Strathclyde. Unless otherwise explicitly stated on the manuscript, Copyright © and Moral Rights for the papers on this site are retained by the individual authors and/or other copyright owners. Please check the manuscript for details of any other licences that may have been applied. You may not engage in further distribution of the material for any profitmaking activities or any commercial gain. You may freely distribute both the url (https://strathprints.strath.ac.uk/) and the content of this paper for research or private study, educational, or not-for-profit purposes without prior permission or charge.

Any correspondence concerning this service should be sent to the Strathprints administrator: strathprints@strath.ac.uk

The Strathprints institutional repository (https://strathprints.strath.ac.uk) is a digital archive of University of Strathclyde research outputs. It has been developed to disseminate open access research outputs, expose data about those outputs, and enable the management and persistent access to Strathclyde's intellectual output.
### Modular and reconfigurable transient modeling and simulation design support tool for MEE/MEA power systems

**Author, co-author (Do NOT enter this information. It will be pulled from participant tab in MyTechZone)**

**Affiliation (Do NOT enter this information. It will be pulled from participant tab in MyTechZone)**

#### Abstract

There is a well-recognised need for robust simulation tools to support the design and evaluation of future More-Electric Engine and Aircraft (MEE/MEA) designs. Design options for these systems are increasingly complex, and normally include multiple power electronics converter topologies and machine drive units. In order to identify the most promising set of system configurations, a large number of technology variants need to be rapidly evaluated.

This paper will describe a method of MEE/MEA system design with the use of a newly developed transient modeling, simulation and testing tool aimed at accelerating the identification process of optimal components, testing novel technologies and finding key solutions at an early development stage. The developed tool is a Matlab/Simulink library consisting of functional sub-system units, which can be rapidly integrated to build complex system architecture models.

This paper will demonstrate this functionality by applying the tool to assess the suitability of various designs of active power converter circuitry for use with an example MEE/MEA network. Three aspects of the converters’ performance will be considered in order to assess this suitability: efficiency, power quality and fault tolerance. The example case studies will demonstrate the adequacy of the selected variant designs as well as the system level impacts of design decisions.

This will enable system designers to rapidly identify variant configurations of electrical components at early design stage that satisfy MEE/MEA system requirements.

#### Introduction

As the More-Electric Aircraft (MEA) and More-Electric Engine (MEE) concepts progress [1,2], the electrical architectures on the next generation of aircraft will undergo significant changes. These concepts will see an increasing number of non-propulsive systems operated with the use of electric power in order to facilitate a range of aircraft and engine level benefits.

In order to accommodate different sizes, functions and locations of these non-propulsive electrical systems, the electrical architecture must be carefully designed to ensure the efficient and reliable transmission of electrical energy.

Today, concepts for mixed dc and ac power systems are of increasing interest [3]. These designs often combine dc transmission with ac generation. In such network configurations, power electronics converters act as the interfaces, which transform the required amount of electrical power between ac and dc sides.

The design options for these systems are increasingly complex, driven by a broad range of different technology solutions for electrical components available on the market. Various engineering studies are required to properly identify an optimal set of devices, which becomes a complex process when combined with a variety of possible system configurations [4].

The purpose of the modelling approach reported in this paper is to enable the rapid but comprehensive evaluation of emerging design options at an early stage of the MEE or MEA design process.

In order to achieve this, a modular transient modelling tool (MTM) is developed, which allows rapid modelling of MEE/MEA power systems using replaceable modules. Each replaceable module represents a single design option, which can relate to either hardware or control elements of the design. The modules are stored in a library so that they can be re-used multiple times in a single MEA system.

This paper presents the MTM development strategy in Matlab/Simulink [5], which allows automated transient simulation studies on complex MEE/MEA power systems. In this manner, multiple design variants can be rapidly evaluated over a broad range of case scenarios to determine optimal set of design options.

The use of the MTM is demonstrated based on example design variants for a power electronics rectifier unit in an MEE/MEA power system. The considered studies include device efficiency studies, harmonic analyses and fault analyses. The MTM techniques can also be used for other behavioral-level studies, which require characteristics of a components’ dynamic behavior to be captured [6].

The paper first reviews the multiple stages of system and highlights the stages at which the MTM can be successfully employed. The MTM design rationale is then described along with the associated dynamic electro-thermal and electro-mechanical modelling philosophies.

The paper demonstrates the use of the MTM on an example MEE/MEA power system, where the tool is used to evaluate two separate power converter design variants, from [7], of the generator-side active rectifier. The first variant considers 3-level converter topology [8] with Si IGBTs [9], while the second variant considers 2-level converter topology [10] with SiC MOSFETs [11]. In each variant, the evaluation includes the comparison of two hardware components and four switching control algorithms in order to identify optimal design options. The comparison of hardware components is performed with regard to the converter efficiency and fault tolerance. The comparison of switching control algorithms is performed with regard to the amount of generated switching current harmonics.

Efficiency and power quality studies are used to identify optimal hardware components and switching control algorithms. The examined post-fault behavior of the hardware components during fault analysis can be used to determine its fault protection...
requirements with regard to fault tolerant operation of the rectifier. In this paper, the rectifier fault tolerant capability is further investigated by estimating maximum possible fault recovery period in each design option.

For a better understanding of the MTM’s performance, the example demonstration study in this paper is narrowed only to two design variants of a single MEE/MEA system component. However, the MTM can be used more broadly to compare multiple component designs at different network locations, which vary with regard to the circuitry, devices or control architecture. Given the modular design of the MTM, multiple design options for power electronics converters can be rapidly evaluated to determine a set of the most promising configurations. For large number of iterations, the simulation studies can be automated and rapidly repeated whenever changes are made to the MEA system architecture.

This approach along with the MTM features should substantially accelerate the process of downselecting devices and support testing of novel power electronics converter and machine drive technologies within a systems level model at an early development stage.

Usage of Simulation-based Tools in MEE/MEA System and Components Design

The multi-stage design process [12] of electrical system and components is illustrated in figure 1. At the first stage, a customer orders a product with a required list of features and which maintains a desired performance. The customer general requirements are translated by manufacturer into the system specification, which is used to derive system candidate architectures.

There can be many candidate electrical architectures; within this there are also many component design variants. As a consequence, both different system architectures and components design variants need to be considered and carefully investigated to ensure optimal design decisions are made.

Once a downselected set of system architecture and component design options have been identified, they can be physically built through hardware realization and software implementation. Initially, each selected electrical component is tested against the agreed set of conditions. Once all the single components are successfully validated, they can be integrated into sub-systems or the actual physical system. The performance of a system is then tested with a set of experiments to ensure that the selected system topology with components comply with customers’ requirements. Finally, the certified electrical system can be delivered to the customer.

The described design process requires a comprehensive analysis at early stage to eliminate risk of long and expensive iteration cycles due to wrong or incomplete identification of appropriate technologies and devices.

The wide range of available design variants for systems and components makes this identification complex and time-consuming. As a result, various simulation-based modelling tools have been developed to simplify the search of optimal solutions. The simulation tools may vary with respect to the modelling abstraction levels [13], which have been presented in figure 2. Simpler architecture level tools [14] and models can be used at very early design stage for high-level identification of system candidate architectures. These would consider design criteria such as weight, reliability and cost. Detailed component level models are more accurate and can be used to identify optimal design variants of electrical components. This however adds complexity and requires long time for a comprehensive analysis with multiple design options.

![Figure 1. Multi-stage design process of systems and components [12]](image1)

With the usage of MTM, this paper presents a new accelerated approach to identify optimal design options for components in a comprehensive manner. Essentially, the proposed component design stage is divided into two phases:

- **Functional / behavioral level analysis** – used to rapidly evaluate and filter out a wide range of systems and components design concepts. The MTM is a simulation-based tool required for this analysis and should allow transient system modelling.

- **Component level analysis** – the remaining component design options can be investigated and modelled in detail with a more sophisticated tools, e.g. SABER [15], Simplorer [16], etc.

It is expected that the behavioral level analysis with MTM will improve the overall components design stage by minimizing the time to conduct a comprehensive analysis. In this manner, the more sophisticated and detailed modelling work can be limited only to the most promising design variants.

**Modular Transient Modeling Tool (MTM)**

Since aircraft electrical systems include multiple power electronics interfaces and machine drives operating simultaneously at different voltage levels, building an accurate transient model capable of simulating the actual current and voltage distribution within the entire network requires sophisticated models.
The MTM provides an alternative method to rapidly achieve stable system performance by splitting complex electrical architecture into small functional units, which individual transient response can be easily tuned and tested manually or automatically. Once the testing is complete and all units provide a stable response, they can be reconfigured back into the analysed architecture.

**Tool structure**

Figure 3 illustrates a system design structure, which is used to describe a MTM design methodology. In order to simplify system model development, the modelled design variants of a complex power system have been split into functional A-E subsystems. Table 1 lists examples of these subsystems.

Each A-E subsystem model is stored in a **Subsystems Library** and consists of interconnected replaceable modules that represent component designs and which different design options are stored in a separate **Modules Library**. The selection of modules is made in accordance with available components design options.

Once the modules have been selected and assigned to subsystem models, the transient simulation-based analysis can be performed to identify the performance of the selected modules for a particular system topology. The analysis is then repeated with a new set of modules to evaluate and compare their performance with the previous ones. In this manner, the performance of all selected components design options can be evaluated and the most promising ones identified for each subsystem model.

When necessary, the selection and allocation of the modules to subsystems for transient analysis can be automated to minimize time and provide a comprehensive identification of module design options. The identification process can be rapidly repeated in a similar manner for other MEE/MEA system candidate architectures.

**Subsystem Modeling**

The internal structure of A-E subsystems from figure 4 is identical and consists of five types of modules:

- **Hardware Circuit** – electrical circuit of sub-systems modeled with SimPowerSystems toolbox [5]. It is used to represent electrical circuitry of the subsystem components, i.e. power electronics converter, machine drives, etc. The power converters are modelled by interconnecting semiconductors and ac/dc filters.

- **Sensor** – measures controlled instantaneous signals along with the errors caused by A/D sampling, signal saturation, etc.

- **Communication** – signal transmission between sensor and control circuit, which may include modelling time delays and communication errors.

- **Control Circuit** – the algorithm used to control the operation of machine excitor or power electronics. Each subsystem has individual control command illustrated in figures 3 and 4.

- **Modulator** – the modulation method used to convert the power electronics converter reference signal into logic binary signals associated to each single switch.

Table 1 lists example design options of hardware and control circuit modules associated to each subsystem. These have been selected to create a baseline MEE/MEA system model shown in figure 6.

![Figure 3. System design structure with MTM tool.](image)

![Figure 4. Subsystems design structure with MTM tool.](image)

Table 1. Example design options of A-E subsystems available in MTM tool

<table>
<thead>
<tr>
<th>Subsystem</th>
<th>Design Options</th>
</tr>
</thead>
<tbody>
<tr>
<td>A</td>
<td>Synchronous 3-phase VF generator interfaced with power electronics AC/DC rectifier</td>
</tr>
<tr>
<td>B</td>
<td>DC bus interfaced with 3-phase power electronics DC/AC inverter</td>
</tr>
<tr>
<td>C</td>
<td>DC bus interfaced with 3-phase power electronics DC/AC inverter</td>
</tr>
<tr>
<td>D</td>
<td>AC 3-phase bus interfaced with power electronics AC/DC rectifier</td>
</tr>
<tr>
<td>E</td>
<td>DC bus interfaced with 3-phase PM motor machine drive.</td>
</tr>
</tbody>
</table>

The machines stator dynamics are modeled in dq0 rotating frame provided with electro-mechanical torque / speed interface [17].
The controlled ac voltage reference signal $v^*$ enters the \textit{Modulator} module, where it is translated into binary logic signals $S^*$ and distributed to the power electronics converter switches.

The modular design of each subsystem allows rapid replacement of any number of modules with different design options while maintaining the subsystems’ structural integrity. The module models options can be continuously updated and added to the \textit{Modules Library} to incorporate novel design options.

\textbf{Individual Testing and Tuning of A-E Subsystems}

A subsystem testing platform has also been created to evaluate the dynamic performance of the selected design option on an individual basis. This ensures the subsystem performs to an acceptable level prior to it being integrated into a larger and more complex power system model. Initially 'debugging' the subsystems’ design in this way accelerates the construction of workable systems models. The execution of 1s simulation period requires 15s interval to each subsystem model.

Figure 5A illustrates the tuning procedure for MTM subsystems based on example Matlab/Simulink testing of subsystem A, which is a generator-rectifier unit. The evaluation of dynamic performance is done by measuring both steady and transient response of the controlled 270 V dc voltage signal during a step change in electrical load. In this example, the imposed transient limits are obtained from MIL-704F [18]. Figure 5B demonstrates the measured load change response of the subsystem A with preliminary and optimized modules specification.

![Figure 5A: Workflow algorithm for determination of optimal A-E subsystems specification; b) dc voltage variations during transient load step change in subsystem with different specification.](image)

![Figure 6a: Example network representation of the modeled MEE/MEA power system; b): Equivalent MTM model in Matlab/Simulink.](image)

The signal ripple level and transient overshoots can be compared with any limits imposed by customer, device manufacturers or power quality standards [18-19] to determine controller gains and filter size. If required, the tuning procedure can be numerically automated and optimised either via custom Matlab code or using Simulink Design Optimization™ toolbox [5] with the selected goal, e.g. minimum filtering requirements. This allows rapid evaluation of the selected subsystems and determination of optimal parameter values. The evaluated subsystems with stable performance can be integrated into complex MEE/MEA power system model for more accurate testing.

\textbf{MEE/MEA Power System Modeling}

The MTM modelling strategy is presented based on a power system design illustrated in figure 6a. The selected power system architecture has been simplified to better demonstrate the modelling approach. More complex systems with multiple parallel conversion stages and machine drives (more representative of full MEE or MEA systems) can be modelled on an equivalent basis.

The modelled MEE/MEA system includes single generator unit supplying an electric pump along with dc loads and ac distribution networks operating at different frequencies. According to Table 1, subsystems A, B and E are assigned to each power conversion stage. Figure 6b presents an equivalent Matlab-Simulink electrical system which has been modelled using the MTM tool. The MTM system model includes four subsystems interconnected in parallel on a common dc busbar. The execution of 1s simulation period requires 250s interval to the complete MEE/MEA system model.
Assessment of the Generator-Side Rectifier Design Options of with the MTM Tool

Using the system illustrated in figure 6, the following sections demonstrate the use of the MTM tool to support component selection for the generator-side rectifier (marked yellow in figure 6a). Two variants are considered in this study (labelled ‘A’ and ‘B’). The selected converter topologies are presently among the most technologically mature. Variant A is a 3-level neutral point clamped (NPC) converter topology [8] with commonly used Si IGBT devices [9,20,21], while variant B is a 2-level topology [10] with less common SiC MOSFET devices [11,22,23] (SiC devices have been used due to the required voltage rating of the devices). Figure 7 presents single phase leg arrangements of each converter topology.

Figure 7. Single phase leg of active power converter: 3-level NPC [8] (left); 2-level six-switch [10] (right).

The final goal of this study is to determine how the converter made of more expensive six SiC devices with identified optimal design options can perform in comparison to the converter made of twelve conventional Si devices. The results can support the selection of the variant with more expensive SiC devices or less expensive Si devices for this particular example application.

Identification of Design Variants

The selected generator-side rectifier design variants A and B in MEE/MEA system from figure 3 are evaluated in accordance with the example design methodology presented in figure 8. In this paper study, the designs of ac/dc filters, cooling system and control circuit are kept constant to reduce number of iterations. If required, the MTM allows automated closed-loop design iterations that may include multiple revisions of the remaining component design options.

The example design methodology from figure 8 starts by defining the two core design variants of the generator-side rectifier, which are determined by the selected converter topologies: 3-level NPC converter (variant A) and 2-level converter (variant B).

In the next stage, two solid state devices are selected and assigned to each topology, thus creating four Hardware Circuit module design options. An analysis of the selected solid state switches and topologies can then take place to identify the most efficient solid state device for each topology. In this stage, a maximum device switching frequency $f_{sw}$ is obtained, which is later used in harmonic analysis to compare different switching techniques.

In the next stage, four Modulator module design options are considered for each generator-side topology. The resulting eight Modulator design options are evaluated against harmonic noise imposed by the switching operation of the rectifier at a frequency determined in previous stage.

Figure 8. Example design methodology used to identify optimal design options for the generator–side rectifier variants A and B with the usage of the MTM tool.
Solid State Devices

The emerging SiC MOSFET power modules [11] are a promising technology and offer a number of attractive characteristics when compared to commonly used silicon. In particular, the much higher breakdown field strength and thermal conductivity of SiC allow switching at much higher frequencies and convert electric power with lower losses. Additionally, SiC-based devices manage the same level of power as Si devices at half the size, thus leading to increased power density.

Presently available SiC MOSFET modules are relatively expensive and start their voltage ratings from 1200 V. In +/- 270V dc distribution systems, this makes their utilization more effective for 2-level converter topologies rather than the 3-level NPC from figure 4.

On the other hand, Si IGBT devices [9] are available in wide range of voltage ratings and they are approximately 3 times lower in price than the equivalent SiC devices [24]. As a result, they can be readily used in 3-level converter topologies to minimise harmonic distortions [8]. Table 2 lists the selected devices with key parameter values, which have been used to determine maximum switching frequencies, power losses and maximum fault periods. The switching and thermal curves are provided in device datasheets [20-23].

Dynamic Electro-Thermal Modeling

The MTM allows investigations into the thermal impact of system operation on semiconductors. This is achieved using integrated dynamic junction temperature and power loss estimation models. These models can measure and register transient junction temperature and power loss variations of each individual semiconductor during normal and fault conditions.

The developed electro-thermal model calculates the transient temperature change based on estimated instantaneous power losses from the instantaneous output current \(i(t)\), voltage \(v(t)\), temperature \(T_{j}(t)\) and datasheet parameters in Table 1.

Figure 9 illustrates the top-level flow chart of the developed device electro-thermal model. This proposed power loss modelling approach is consistent with that presented in [25-27], which is a commonly accepted method for loss evaluation of power semiconductor devices.

---

<table>
<thead>
<tr>
<th>Device specification</th>
<th>Device type</th>
<th>Nominal voltage [V]</th>
<th>Nominal current [A]</th>
<th>Turn-on time (t_{on} ) [ns]</th>
<th>Turn-off time (t_{off} ) [ns]</th>
<th>Junction temp. (T_{j(max)} ) [°C]</th>
<th>Thermal resistance junction-case (R_{th(j-c)} ) [K/W]</th>
<th>Stray inductance (L_s ) [nH]</th>
</tr>
</thead>
<tbody>
<tr>
<td>ROHM BSM100D12P10E001</td>
<td>SiC MOSFET Module</td>
<td>1200</td>
<td>300</td>
<td>150</td>
<td>315</td>
<td>150</td>
<td>0.035 (^1)</td>
<td>0.035 (^2)</td>
</tr>
<tr>
<td>CREE CAS300M12BM2</td>
<td>SiC MOSFET Module</td>
<td>1200</td>
<td>300</td>
<td>144</td>
<td>211</td>
<td>150</td>
<td>0.035 (^1)</td>
<td>0.035 (^2)</td>
</tr>
<tr>
<td>INFINEON F3L300R07PE4</td>
<td>Si IGBT Module</td>
<td>600</td>
<td>300</td>
<td>180</td>
<td>590</td>
<td>150</td>
<td>0.063 (^1)</td>
<td>0.125 (^2)</td>
</tr>
<tr>
<td>SEMIKRON SK1M301ML07E4</td>
<td>Si IGBT Module</td>
<td>600</td>
<td>300</td>
<td>230</td>
<td>600</td>
<td>150</td>
<td>0.063 (^1)</td>
<td>0.125 (^2)</td>
</tr>
</tbody>
</table>

---

Harmonic analysis allows identification of optimal modulation techniques for each topology. The modulation methods are compared with regard to ac load current Total Harmonic Distortion (THD) factor [19]. During this stage, minimum ac/dc filtering requirements are determined to maintain current harmonics below limits specified in RTCA DO-160F [19]. The estimated ac/dc filter parameter values are used in a fault analysis to accurately characterize temperature rise during faults.

Finally, the level of fault tolerance of the rectifier variants A and B is evaluated during short circuit faults. The dynamic electro-thermal models of the solid-state switches are used to identify maximum fault periods, during which the junction temperature does not exceed permissible thresholds. The results can support the design of optimal fault protection scheme and fault management strategies.
The values for thermal capacitance $C_{th}$ can be obtained by extrapolating thermal curve characteristics provided by device manufacturers [20-23].

During the steady state and fault period, the inlet coolant temperature $T_{CW}$ is assumed constant due to the fault’s relatively short duration. The RC parameter values of semiconductor junction-case transient thermal impedance $Z_{th(c)}$ can either be found directly from the manufacturers' datasheets, or approximated by a curve fitting tool (e.g., cftool in Matlab [5]). The case-sink thermal resistance $R_{th(c-s)}$ values are listed in Table 2.

The thermal capacitance can be approximated from

$$C_{th(s-CW)} = m_s \cdot c_s$$  \hspace{1cm} (2)

where $m_s$ is mass and $c_s$ is the specific heat of the selected cold plate material from Table 3.

### Table 3. Cooling system cold plate specification [30].

<table>
<thead>
<tr>
<th>Manufacturer</th>
<th>Aavid Thermalloy</th>
</tr>
</thead>
<tbody>
<tr>
<td>Model no.</td>
<td>Tube liquid 418101U00000G</td>
</tr>
<tr>
<td>Coolant’s flow rate $F$ [l/min]</td>
<td>10</td>
</tr>
<tr>
<td>Thermal resistance $C_{th(s-CW)}$ [K/W]</td>
<td>0.015</td>
</tr>
<tr>
<td>Cold plate material</td>
<td>Aluminum</td>
</tr>
<tr>
<td>Mass $m_s$ [kg]</td>
<td>1.34</td>
</tr>
<tr>
<td>Specific heat $c_s$ [kJ / kg·K]</td>
<td>0.91</td>
</tr>
<tr>
<td>Thermal capacitance $C_{th(s-CW)}$ [kW·s / K]</td>
<td>1.22</td>
</tr>
</tbody>
</table>

The transient temperature rate of change $\Delta T_j(t)$ is estimated from

$$\Delta T_j(t) = P_d(t) \cdot \sum_{i=1}^{6} R_{th(i)} \left(1 - e^{-t/T_{th(i)}}\right)$$  \hspace{1cm} (3)

with the total dissipated power $P_d(t)$ made by switching and conduction losses. Table 7 in Appendix lists $R_{th(i)}$ and $C_{th(i)}$ input values from semiconductor device manufacturer datasheets used to model the transient junction temperature variations.

### Junction Temperature Variations during Normal Operation

Figure 12 illustrates an example, where the registered junction temperature variations $\Delta T_j$ of the SiC MOSFET modules are compared with the variations of Si IGBT modules during normal operation at identical switching frequency. This figure clearly demonstrates the superior thermal performance of SiC devices over the silicon, where the actual registered device junction temperature of the diodes and switches is increased nearly by half.

![Figure 12](image-url)
Junction Temperature Variations during Fault Operation

The developed MTM dynamic electro-thermal model for solid state devices can be used not only for rapid sizing of the converter or comparing devices from different vendors. It can also be used to characterize the device dynamic thermal behaviour under fault conditions. This enables the evaluation of fault tolerant operation or specification of overload and fault protection systems.

Figure 13 illustrates examples of the transient junction temperature rise of the semiconductor power modules due to ac short-circuit fault across the 360-800 Hz section of network from figure 3.

When the actual temperature exceeds the permissible limit in the MOSFET or IGBT, the device needs to be instantly turned off to avoid thermal damage [31]. However, anti-parallel diodes cannot be turned off and a separate protection system, capable of isolating the diodes in case the actual junction temperature exceeds permissible limits, may be required.

The simulation graphs demonstrate that in this case the ac short-circuit fault leads to the excessive junction temperatures across IGBTs and MOSFETs, while the temperatures of anti-parallel diodes remain within the safe limits.

The required minimum blocking period is 15ms for the converter with Si IGBTs and around 1ms for the equivalent converter with SiC MOSFETs. This means that the system with SiC components can be re-energized almost 15 times faster in comparison to the equivalent silicon-based converter.

Modulation Techniques

The sinusoidal $v_{abc}^*$ reference signal from figure 4 needs to be converted to binary logic state signals of the solid state switches. The conversion can be performed in many ways, which may differ in signal distortion levels [32-35]. As a result, identification of optimal modulation methods can be used to reduce filtering requirements and increase overall power density.

This paper compares four applicable modulation techniques applicable for each of the 2-level and 3-level converter topologies in variants A and B. The comparison is used to determine an optimal switching combination, which results in the lowest phase current harmonic distortions.

The examined modulation techniques have been listed in Table 4. Each modulation technique corresponds to the modulator design option from figure 8. The developed modulator options are stored in MTM library and can be re-used whenever necessary for different case studies.

<table>
<thead>
<tr>
<th>Variant</th>
<th>Modulation</th>
<th>Reference</th>
</tr>
</thead>
<tbody>
<tr>
<td>A</td>
<td>Phase-shifted triangular carrier-based PWM</td>
<td>[32]</td>
</tr>
<tr>
<td></td>
<td>Level-shifted triangular carrier-based PWM</td>
<td>[32]</td>
</tr>
<tr>
<td></td>
<td>Inverse-level-shifted triangular carrier-based PWM</td>
<td>[32]</td>
</tr>
<tr>
<td></td>
<td>Space Vector Modulation (SVM)*</td>
<td>[33]</td>
</tr>
<tr>
<td>B</td>
<td>Triangular carrier-based PWM</td>
<td>[34]</td>
</tr>
<tr>
<td></td>
<td>Sawtooth carrier-based PWM</td>
<td>[34]</td>
</tr>
<tr>
<td></td>
<td>Inverted sawtooth carrier-based PWM</td>
<td>[34]</td>
</tr>
<tr>
<td></td>
<td>Space Vector Modulation (SVM)*</td>
<td>[35]</td>
</tr>
</tbody>
</table>

* The switching sequence is determined by the position of the nearest three vectors

Power Quality Studies

Power quality studies can also be carried out using the MTM. This allows a comparison of the harmonic output for different design options. Figure 14 illustrates the example simulation results of an ac phase current harmonics in a power system from figure 4. The results are generated for 400 Hz generator frequency under 100% loading. The obtained current harmonic levels are compared with power quality requirements from RTCA DO-160F [19].

The harmonic simulation results generated with MTM demonstrate that variant A with 3-level NPC topology provides significantly lower harmonic distortions than the equivalent variant B with 2-level converter. This reduces the size and weight of the ac/dc filters and reduces the overall weight of the rectifier [7].
Total Harmonic Distortion (THD)

The calculated current Total Harmonic Distortion (THD) factor from

\[
THD = 100 \cdot \sqrt{\sum_{n=2}^{40} I_n^2 / I_1^2}
\]

is used as a single merit to quantitatively evaluate the performance of all eight considered modulator design options.

The calculated THD represents the ratio of the sum of the measured ac loads rms currents \(I_n\) of all harmonic components to load rms current \(I_1\) of the fundamental frequency [16].

Simulation Results

This section presents results which compare the generator-side rectifier design options for MEE/MEA system in figure 6. The MEE/MEA system model has been developed with MTM tool in Matlab/Simulink based on specification from Table 7 in Appendix.

The component selection from figure 8 has been divided into three parts: power losses analysis, harmonic analysis and fault analysis. In the first part, the selected design options for solid state switches from figure 8 and specified in Table 2 have been evaluated against generated power losses over a 360-800 Hz frequency range. For each rectifier design variants A and B, the devices’ maximum allowable switching frequency is determined, which allows continuous operation within thermal limits for the fixed cooling system design from Table 2.

In the second part, the modulation techniques are compared for the previously determined set of switching frequencies. The comparison is performed by calculating THD from measured ac loads phase current harmonics. In a similar manner to power losses analysis, MEE/MEA system simulations are made over a 360-800 Hz frequency range for a comprehensive evaluation.

Final part demonstrates the post-fault behaviour of the selected solid state switches with the previously determined maximum switching frequency and modulator design option. Short circuit faults are simulated to determine the maximum allowed fault period for uninterrupted operation. Finally, the rectifier blocking period caused by overheating is compared, during which the converter remains functionally blocked and cannot supply power to the DC-side (regardless of the fault period).

Power Losses Analysis

The estimated efficiency levels of the generator-side rectifier designed in accordance with variants A and B have been illustrated in figures 15 and 16. The efficiency is estimated over a 360-800 Hz range at 100% load.

The determined maximum switching frequency \(f_{sw(A)}\) for variant A (the 3-level NPC equipped with Si IGBTs) is 16 kHz. This is limited by the thermal capability of the SEMIKRON SKiM301ML \(T_{j(nom)} = 150^\circ C\). The INFINEON FL300R heats up to 130^\circ C, thus allowing switching at \(f_{sw} = 24 \text{ kHz}\).

Power losses between analyzed Si IGBTs in variant A are relatively similar, with overall efficiency levels of 97.7% for INFINEON FL300R and 97.6% for SEMIKRON SKiM301ML.

Harmonic Analysis

The THD levels of 3-phase currents flowing through ac-side loads are compared against each described modulation technique for variants A and B. Figures 17 and 18 illustrate the obtained THD values, with variant A switched at \(f_{sw(A)} = 16 \text{ kHz}\), and variant B switched at \(f_{sw(B)} = 38 \text{ kHz}\). The distortion levels have been measured at 100% load.

In variant A, the lowest THD of 2.94% is provided both by phase-shifted triangular carrier-based PWM and by SVM-NTV technique. The highest distortion level of 4.04% is generated at 800 Hz in level-shifted triangular carrier-based PWM.

The results show that due to the higher switching frequency, the THD of variant B rectifier is approximately 2 times lower, at 1.1-1.4%, than the equivalent variant A. Over the 360-800 Hz range, the lowest THD is obtained with SVM-NTV technique, where maximum value is 1.17%. The highest THD of 1.97% is generated with the
inverse sawtooth PWM technique at VF generator operating at 500 Hz.

Figure 17. Estimated ac current THD levels in variant A rectifier for different modulator design options.

The harmonic analysis clearly demonstrates that SVM-NTV technique in variants A and B results in very good quality phase current waveforms, and therefore it can be considered as the preferred design option (from the technologies considered) for the generator-side rectifier in MEE/MEA power system from figure 18.

Figure 18. Estimated ac current THD levels in variant B rectifier for different modulator design options.

**Fault Analysis**

The analysis investigates the impact of short circuit system faults on the converter performance. The simulation results presented relate only to ac side faults, which can be used to evaluate fault tolerant capability of the converter. In case of dc side short circuit faults, the converter is unable to supply any power. However, thermal withstand of semiconductor components needs to be evaluated to ensure that converter is able to sustain any fault current contribution. During dc short circuit analysis with the ac/dc filter parameters determined previously, it was found that the diodes operating at steady junction temperatures do not exceed temperature limits ($T_j(\text{max}) = 150^\circ\text{C}$ from Table 2). As a result, they are able to withstand the flow of excessive fault currents from the generator.

Figure 19 illustrates the effect of a simulated phase-ground short circuit fault on the analyzed variant A rectifier and dc network.

Due to the fault, the ac line voltage on the faulted phase collapses, which results in voltage drop across the dc distribution bus. This causes the rectifier Control Circuit module to command higher currents to flow through the switches in healthy phases in order to maintain constant dc voltage across the +/- 270 V distribution system.

The increased currents flowing through the semiconductor switches result in their junction temperature rise. If the fault is not cleared fast enough by the protection system, the junction temperature may exceed maximum limits ($T_j(t) > 175^\circ\text{C}$ and lead to activation of the converter block-mode, where all semiconductor switches are turned off and the converter is temporarily out of service [31]. Until the junction temperature of the solid state switches drops down to safe level ($T_j(t) \leq 150^\circ\text{C}$), the rectifier cannot provide the required amount of power to the dc distribution system.

Table 5 presents measured fault periods $t_{\text{fault}}$ when junction temperature rises above $175^\circ\text{C}$ and the duration of the rectifier blocking period $t_{\text{block}}$ for each analyzed set of solid state switches. The results can be used to support the selection of fault protection units in order to maintain uninterruptible power supply to dc distribution system or to determine the time for fault recovery of the rectifier in variants A and B. The obtained values vary significantly with regard to the type of semiconductor. Analyzed SiC devices tend to both heat up and cool down much faster than the presently utilized silicon-based IGBTs.

Table 5. Simulation results of fault-tolerant and recovery periods of the rectifier with different topology and solid state switch design variants.

<table>
<thead>
<tr>
<th>Solid State Device</th>
<th>Min. fault-tolerant period $t_{\text{fault}}$ [ms]</th>
<th>Max. blocking period $t_{\text{block}}$ [ms]</th>
</tr>
</thead>
<tbody>
<tr>
<td>INFINEON FL300R</td>
<td>21.1</td>
<td>15.21</td>
</tr>
<tr>
<td>SEMIKRON SKiM301ML</td>
<td>18.7</td>
<td>24.34</td>
</tr>
<tr>
<td>ROHM BSM300D</td>
<td>0.363</td>
<td>2.203</td>
</tr>
<tr>
<td>CREE CAS300M</td>
<td>0.401</td>
<td>6.129</td>
</tr>
</tbody>
</table>

The inherent short transient thermal time constants $t_{JK}$ of the SiC MOSFETs in conjunction with high switching frequency $f_{\text{osc(B)}} = 38$
kHz result in rapid overheating of variant B rectifier within the first millisecond of fault occurrence. As a result, a fast-acting protection unit is required that clears the fault before 400 μs in order to maintain fault-tolerant capability of the SiC rectifier. Variant A with Si IGBTs switched at fsw = 16 kHz have longer transient thermal time constants that allow them to continuously operate 15 ms after the fault occurrence.

The maximum registered blocking period of SiC devices is approx. 6 ms. Once the blocked-mode is activated, the variant B rectifier is able to recover 3 times faster than variant A unit. This demonstrates that variant A rectifier has higher fault tolerant capability, while variant B has higher capability for fault recovery. The priority and importance of each feature needs to be examined in detail against individual requirements of the selected electrical loads in MEE/MEA power system.

Summary

The identification and selection of optimal design options is of major importance for MEE/MEA electrical systems planning and development. Today, wide range of existing technology solutions and components available on the market makes the benchmarking practice both challenging and time-absorbing.

Existing simulation-based modelling tools can minimize cost efforts on MEE/MEA system development by comparing the design options at early stage. However, high modelling skills are normally required and significant amount of time needs to be allocated to perform a comprehensive analysis with multiple design options.

This paper presents a MTM tool, which can be used to accelerate and simplify determination of the most promising systems and components designs by rapid and simple modelling of complex electrical architectures. The tool has been developed in Matlab/Simulink and consists of two libraries. The first Subsystems Library is used to construct and evaluate MEE/MEA transient circuit models made from functional subsystems. The second Modules Library is compatible with SimPowerSystems library and can be used to assign specific design options in a plug and play manner to each subsystem that represents power electronic converters or machine drives.

If multiple combinations and configurations of design options need to be evaluated, the MTM can be automated to minimize time between iteration cycles. In the automated mode, the pre-selected design options and MEE/MEA architecture candidate are automatically evaluated either against an agreed set of requirements or against the formulated objective function. This makes the MTM suitable for behavioral level analysis to support various engineering studies in actual MEE/MEA system design.

The performance of the MTM is further demonstrated on the example MEE/MEA network, where two different design variants of the generator-side rectifier are considered. Each variant consists of six design options: two for rectifier solid state switches and four for the modulation method.

The MTM is used both to evaluate the selected rectifier hardware components and switching control algorithms against three criteria: power losses, power quality and fault tolerance. For each variant, simulation results have identified optimal set of solid state switches and modulation strategy. Finally, design considerations have been identified for ac fault protection unit and dc-side loads, which may impact their reliable operation. This corresponds to the required maximum fault clearing time of the protection and minimum fault recovery period of the rectifier.

References


**Acknowledgments**

This work has been carried out as part of the Rolls-Royce UTC program.

**Definitions/Abbreviations**

**A/D**

Analog-digital

**Appendix**

**Table 6. Specification of MEE/MEA system model used in simulation studies.**

<table>
<thead>
<tr>
<th>Subsystem</th>
<th>Component</th>
<th>Parameter</th>
<th>Value</th>
<th>Subsystem</th>
<th>Component</th>
<th>Parameter</th>
<th>Value</th>
</tr>
</thead>
<tbody>
<tr>
<td>Subsystem A</td>
<td>VF synchronous generator</td>
<td>Rated power [kVA]</td>
<td>215</td>
<td>Subsystem E</td>
<td>PMSM motor</td>
<td>Rated power [kVA]</td>
<td>10</td>
</tr>
<tr>
<td></td>
<td></td>
<td>Rated voltage [V]</td>
<td>230-400</td>
<td></td>
<td>Rated voltage [V]</td>
<td>115/200</td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td>Rated frequency [Hz]</td>
<td>360-800</td>
<td></td>
<td>Rated speed [RPM]</td>
<td>1700</td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td>Stator winding resistance [Ω]</td>
<td>1.10³</td>
<td></td>
<td>Switching frequency [kHz]</td>
<td>2.83·10⁻³</td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td>The d-axis inductance [H]</td>
<td>1.65·10⁻³</td>
<td></td>
<td>Voltage constant [V/kRPM]</td>
<td>1.5·10⁻³</td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td>The q-axis inductance [H]</td>
<td>1.66·10⁻³</td>
<td></td>
<td>Pole pairs [-]</td>
<td>4</td>
<td></td>
</tr>
<tr>
<td></td>
<td>Generator-side rectifier</td>
<td>Pole pairs [-]</td>
<td>4</td>
<td>Motor-side inverter</td>
<td>Pole pairs [-]</td>
<td>5</td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td>A/D sampling frequency [kHz]</td>
<td>100</td>
<td></td>
<td>Voltage constant [V/kRPM]</td>
<td>24</td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td>Switching frequency [kHz]</td>
<td>16.38</td>
<td></td>
<td>A/D sampling frequency [kHz]</td>
<td>100</td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td>dc filter capacitance [F]</td>
<td>1.10⁹</td>
<td></td>
<td>Switching frequency [kHz]</td>
<td>100</td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td>ac filter inductance [H]</td>
<td>2.10⁻¹</td>
<td></td>
<td>dc filter capacitance [F]</td>
<td>1.10⁷</td>
<td></td>
</tr>
<tr>
<td>Subsystem B</td>
<td>ac network</td>
<td>Rated power [kW]</td>
<td>18</td>
<td>Subsystem B</td>
<td>ac network</td>
<td>Rated power [kW]</td>
<td>5</td>
</tr>
<tr>
<td></td>
<td></td>
<td>Rated voltage [V]</td>
<td>115/200</td>
<td></td>
<td>Rated voltage [V]</td>
<td>115/200</td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td>Rated frequency [Hz]</td>
<td>400</td>
<td></td>
<td>Rated frequency [Hz]</td>
<td>50</td>
<td></td>
</tr>
<tr>
<td></td>
<td>Power electronics inverter</td>
<td>A/D sampling frequency [kHz]</td>
<td>100</td>
<td></td>
<td>A/D sampling frequency [kHz]</td>
<td>100</td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td>Switching frequency [kHz]</td>
<td>20</td>
<td></td>
<td>Switching frequency [kHz]</td>
<td>20</td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td>dc filter capacitance [F]</td>
<td>1.10⁹</td>
<td></td>
<td>dc filter capacitance [F]</td>
<td>1.10⁹</td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td>ac filter inductance [H]</td>
<td>1.5·10⁻³</td>
<td></td>
<td>ac filter inductance [H]</td>
<td>9·10⁻³</td>
<td></td>
</tr>
</tbody>
</table>

**Table 7. Extrapolated transient thermal impedance factors from the thermal curve characteristics used to create RC Foster network models [25-27]**

<table>
<thead>
<tr>
<th>Solid state device</th>
<th>$R_{th(1)}$ [W·s/K]</th>
<th>$R_{th(2)}$ [W·s/K]</th>
<th>$R_{th(3)}$ [W·s/K]</th>
<th>$R_{th(4)}$ [W·s/K]</th>
<th>$C_{th(1)}$ [F]</th>
<th>$C_{th(2)}$ [F]</th>
<th>$C_{th(3)}$ [F]</th>
<th>$C_{th(4)}$ [F]</th>
</tr>
</thead>
<tbody>
<tr>
<td>ROHM BSM300D MOSFET</td>
<td>0.02746</td>
<td>0.02114</td>
<td>0.01454</td>
<td>0.03039</td>
<td>0.01577</td>
<td>0.00156</td>
<td>0.00156</td>
<td>0.09964</td>
</tr>
<tr>
<td>ROHM BSM300D Diode</td>
<td>0.02934</td>
<td>0.02000</td>
<td>0.00971</td>
<td>0.04260</td>
<td>0.00157</td>
<td>0.00156</td>
<td>6.64700</td>
<td>0.10220</td>
</tr>
<tr>
<td>CREE CAS300M MOSFET</td>
<td>0.09634</td>
<td>0.0091</td>
<td>0.0350</td>
<td>0.0318</td>
<td>0.0255</td>
<td>0.0006</td>
<td>0.01926</td>
<td>0.25250</td>
</tr>
<tr>
<td>CREE CAS300M Diode</td>
<td>0.0259</td>
<td>0.0229</td>
<td>0.04186</td>
<td>0.00592</td>
<td>0.00716</td>
<td>0.5612</td>
<td>0.0728</td>
<td>0.00022</td>
</tr>
<tr>
<td>INFINEON F3L300R IGBT</td>
<td>0.00960</td>
<td>0.00528</td>
<td>0.05120</td>
<td>0.04640</td>
<td>0.00096</td>
<td>0.00056</td>
<td>0.00056</td>
<td>0.000464</td>
</tr>
<tr>
<td>INFINEON F3L300R Diode</td>
<td>0.1920</td>
<td>0.1056</td>
<td>0.10240</td>
<td>0.09280</td>
<td>0.000192</td>
<td>0.002112</td>
<td>0.00512</td>
<td>0.00928</td>
</tr>
<tr>
<td>SEMIKRON SKM301ML IGBT</td>
<td>0.03040</td>
<td>0.00876</td>
<td>0.17810</td>
<td>0.0037</td>
<td>0.00628</td>
<td>0.40270</td>
<td>0.11420</td>
<td>0.75860</td>
</tr>
<tr>
<td>SEMIKRON SKM301ML Diode</td>
<td>0.05084</td>
<td>0.00032</td>
<td>0.06628</td>
<td>0.3330</td>
<td>0.092910</td>
<td>2.9930</td>
<td>0.01055</td>
<td>0.15820</td>
</tr>
</tbody>
</table>

IGBT Integrated gate bipolar transistor

MEE/MEA More-Electric Engine / More-Electric Aircraft

MOSFET Metal-oxide semiconductor field-effect transistor

MTM Modular transient modelling tool

NPC Neutral point clamped

PWM Pulse width modulation

Si Silicon

SiC Silicon carbide

SVM Space vector modulation

THD Total harmonic distortion

VF Variable frequency