
This version is available at https://strathprints.strath.ac.uk/58419/

Strathprints is designed to allow users to access the research output of the University of Strathclyde. Unless otherwise explicitly stated on the manuscript, Copyright © and Moral Rights for the papers on this site are retained by the individual authors and/or other copyright owners. Please check the manuscript for details of any other licences that may have been applied. You may not engage in further distribution of the material for any profitmaking activities or any commercial gain. You may freely distribute both the url (https://strathprints.strath.ac.uk/) and the content of this paper for research or private study, educational, or not-for-profit purposes without prior permission or charge.

Any correspondence concerning this service should be sent to the Strathprints administrator: strathprints@strath.ac.uk

The Strathprints institutional repository (https://strathprints.strath.ac.uk) is a digital archive of University of Strathclyde research outputs. It has been developed to disseminate open access research outputs, expose data about those outputs, and enable the management and persistent access to Strathclyde's intellectual output.
Abstract—In high-voltage applications, the magnitude of total semiconductor losses (on-state and switching) determines the viability of modular-type multilevel converters. Therefore, this paper presents a new cell arrangement that aims to lower total semiconductor loss of the modular multilevel converter (MMC) to less than that of the half-bridge modular multilevel converter (HB-MMC). Additional attributes of the proposed cell are: it eliminates the protective thyristors used in conventional half-bridge cells that deviate part of the dc-fault current away from the antiparallel diode of the main switch when the converter is blocked during a dc short-circuit fault, and it can facilitate continued operation of the MMC during cell failures without the need for a mechanical bypass switch. Thus, the MMC that uses the proposed cell retains all advantages of the HB-MMC such as full modularity of the power circuit and internal fault management. The claimed attributes of the proposed cell are verified using illustrative simulations and reduced scale experiments. Additionally, this paper provides brief and critical discussions that highlight the attributes and limitations of popular MMC control methods and different MMC cells structures proposed in the literature, considering the power electronic system perspective.

Index Terms—Flying capacitor (FC) cell, half- and full-bridge modular multilevel converter, mixed-cell commutation cells, voltage-source converter high-voltage direct-current (VSC-HVDC) transmission systems.

I. INTRODUCTION

Recent developments of voltage-source converter high-voltage direct-current (VSC-HVDC) transmission systems in recent years have attracted significant research interest in high-voltage high-power converters, dc switchgear, and dc protection systems [1], [2]. At present, half-bridge modular multilevel converters (HB-MMCs) and optimized full-bridge modular multilevel converters (MMCs) are the preferred choice for industry when designing VSC-HVDC transmission systems with power rating up to 1000 MW per converter [3]–[7]. The reasons are the following: their modularity permits easy incorporation of redundant cells into each arm to facilitate continued operation should a (limited) number of cell capacitors and switching devices fail; offers the best tradeoff between semiconductor loss and performance; and seamless current commutation between converter arms, unlike many of the hybrid converter topologies discussed in [8]–[11].

Fig. 1 summarizes some of the cell arrangements being used, or proposed for use, in modular and hybrid multilevel converters. These cells could be categorized into unipolar cells with two-level or three-level output voltage ($V_c$, $V_c$, and $V_c$, respectively), asymmetrical bipolar cell with four-level output voltage ($2V_c$, $V_c$, $0$, and $-V_c$), and symmetrical bipolar cells with three-level and five-level output voltage ($V_c$, $0$, and $-V_c$, and $2V_c$, respectively), assuming that all cell capacitors are well balanced $V_c := V_c = V_c$. Unipolar cells such as in Fig. 1(a) and (c)–(e) limit the number of semiconductor switches in the conduction path to one or two per cell, and this makes these cells attractive from semiconductor loss point of view. However, the use of unipolar cells limits the operating range of modular converters to unipolar dc-link voltages, with the output phase voltage and voltages developed across the upper and lower arms restricted within the envelope defined by $+V_{dc0}$ and $-V_{dc0}$, and $V_{dc0}$ and 0, respectively, where $V_{dc0}$ represents the nominal dc-link voltage [see Fig. 2(a) and (b)]. These restrictions make MMCS that employ unipolar cells unable to deal with dc faults because their upper and lower arms are unable to produce voltages with opposite polarities to counter or balance the reduced input dc-link voltage as it collapses during dc faults. Recently, there are several attempts to further lower MMC switching loss by adopting three-level unipolar cells such as flying capacitor (FC), T-type, and active neutral-point clamped (ANPC) cells [1], [12]. These three-level cells also reduce the number of dc–dc converters required to supply the insulated-gate bipolar transistor (IGBT) gate drives by 50%, thus leading to overall reduction in the cost and weight of the MMC control circuit. However, the use of FC cells in the MMC is not attractive because it compromises the modularity of the power circuit and reliability (each cell contains two floating capacitors with different rated voltages). T-type and ANPC cells require complex capacitor voltage balancing and suffer from high capacitor voltage ripple due to the lack of redundant...
switch states that can be used to balance the cell capacitor voltages at the cell level (each voltage level can be generated by only one state, and upper capacitor of the cell in Fig. 1(c) and (d) cannot be selected or inserted into the power path unless the lower capacitor is already inserted into power path).

Each asymmetric bipolar cell in Fig. 1(f) and (g) inserts three semiconductor switches in the conduction path per cell during normal operation and can exploit the negative voltage level it generates to allow MMC upper and lower arm voltages to be varied between $V_{dc0}$ and 0 during normal operation, and $\frac{1}{2}V_{dc0}$ and $-\frac{1}{2}V_{dc0}$ during operation with zero dc-link voltage [see Fig. 2(a) and (c)]. Such an operation permits MMC cell capacitor voltages to be regulated independent of the dc-link voltage ($V_{dc}$) and enables MMC upper and lower arms to generate bipolar voltages that can be used to counter the dc-link voltage ($V_{dc}$) as it varies between 0 and $V_{dc0}$ (including during dc short-circuit fault). As a result, the MMCs that employ the asymmetrical cells in Fig. 1(f) and (g) are able to deal with dc faults better than those using unipolar cells, while retaining full control over the active and reactive power they exchange with the ac grid [4], [5], [13]. Among the asymmetrical bipolar cells, the hybrid cell in Fig. 1(f) is attractive and has sufficient redundant switch states that allow the cell capacitor voltage of the MMC to be balanced at local or global levels and does not lead
Fig. 2. Illustration of different operating limits of MMCs that employ unipolar and symmetrical and asymmetrical bipolar cells (vertical axis is normalized by $\frac{1}{2}V_{dc0}$). (a) Phase leg of generic MMC. (b) Operational limits of MMCs that employ unipolar cells such as in Fig. 1(a) and (c)-(e). (c) Operational limits of MMCs that employ asymmetric bipolar cells such as in Fig. 1(f)-(h). (d) Operational limits of MMCs that employ symmetric bipolar cells such as in Fig. 1(b) and (i), including possibility of overmodulation.
Fig. 3. (a) and (b) represent type-1 and -2 cell arrangements for MMC in (d), and (c) represents conventional HB cell connection.

Fig. 1(b) and (i) shows symmetrical bipolar cells that insert two and four semiconductor switches in conduction path during normal operation and generate three and five voltage levels ($V_c$, 0, and $-V_c$) and ($2V_c$, $V_c$, 0, $-V_c$, and $-2V_c$), respectively. These symmetrical bipolar cells permit the voltages across MMC upper and lower arms to be modulated between $V_{dc0}$ and 0, and 0 and $-V_{dc0}$ during normal operation with rated positive and negative dc-link voltage, and between $\frac{1}{2}V_{dc0}$ and $-\frac{1}{2}V_{dc0}$ during operation with zero dc-link voltage [see Fig. 2(a) and (d)]. Such operational flexibility allows MMCs that employ symmetrical bipolar cells to generate peak output phase voltage $V_m > \frac{1}{2}m_{\text{max}}V_{dc0}$ (overmodulation), without reappearance of the low-order harmonics in the baseband as in traditional voltage source converters, where $m_{\text{max}}$ represents the maximum modulation index. The aforesaid attributes allow
MMCs that use symmetrical bipolar cells to have the largest control range [see Fig. 2(d)], tolerance to dc faults, and bipolar dc-link voltage operation. But these attributes are achieved at the expense of increased semiconductor losses compared to their counterparts that employ unipolar and asymmetrical bipolar cells [5], [13], [14].

Fig. 1(h) shows an example of three-level unipolar cell that offers a dc-fault reverse blocking capability, while it remains subject to many of the aforesaid limitations of the unipolar cells such as operation with the unipolar dc-link voltage. Additionally, it has higher semiconductor losses compared to its counterparts in Fig. 1(c)–(e) because it inserts three semiconductor switches into conduction path compared to two in FC and T-type cells.

The authors in [15] proposed a new type of symmetrical bipolar cell that can generate seven voltage levels to be used in modular ac/ac and dc/ac converters. The modular converter that uses the proposed cell can generate more voltage levels per phase using reduced number of switching devices compared to full-bridge MMCs; thus, the proposed cell is expected to be attractive for applications that demand high-quality output voltage and current waveforms. Additionally, the operating envelope of the MMC that uses the proposed cell is expected to be similar to that of the full-bridge MMC, including operation with positive and negative dc-link voltage and dc-fault reverse blocking. The proposed cell inserts two fewer IGBTs in the conduction path compared to the equivalent full-bridge cells; hence, its semiconductor losses are expected to be lower than the full-bridge cell. The main limitations of the proposed cell are lack of modularity as the rated voltage of the upper capacitor is three times that of the lower capacitor, and rated voltage of the middle switch devices is twice that of the upper and lower switches.

In recent years, several methods have emerged that can be used to control MMCs, with some methods offering maximum control range and flexibility [12], [16], [17]. Some of the popular methods to control half-bridge (HB) modular converter is the standard decoupled current controller in synchronous reference frame that rotates at fundamental frequency \(\omega\), with a dedicated supplementary controller for suppression of the second-order harmonic current in the phase variables or the synchronous reference frame at twice the fundamental frequency [7], [13], [18]–[20]. In this control method, the controller that suppresses the second-order harmonic current in each MMC phase leg injects the necessary harmonics into modulation functions of the upper and lower arms in order to suppress the parasitic component of the common-mode current (both ac and dc components of modulation functions are modified). Although this control approach is relatively slow and cell capacitor voltages are highly coupled to dc-link voltage, its ability to suppress second-order harmonic current in converter arms to virtually zero makes it well suited for high-voltage direct-current (HVDC) applications, where converter semiconductor losses (on-state and switching) are paramount.

An improved version of the method is discussed in [7], [13], and [18]–[20], which includes two additional cascaded control loops that regulate the average cell capacitor voltage per phase leg and common-mode voltage [21]–[23]. This control method could be used with MMCs that employ half- or full-brige cells and other symmetrical and asymmetrical bipolar cells in Fig. 1 in order to decouple the control of cell capacitor voltages from the dc-link voltage. In this manner, active and reactive powers could be controlled independent of the dc-link voltage in asymmetrical and symmetrical bipolar cells, and over a limited range in unipolar cells such as the HB cell. The main shortcoming of this control method when it is used with HB and other unipolar cells is that the MMC arms experience relatively high currents during reduced dc-link voltage operation, should the cell capacitor voltages to be controlled independent of the dc-link voltage (fixed at nominal dc-link voltage \(V_{dc0}\)).

The authors in [24]–[31] presented several control methods for half- and full-bridge modular converters that employ phase-shifted carriers pulse width modulation. The refined version of this control method is presented in [26], which includes a number of dedicated controllers for common-mode voltage per phase (average capacitor voltage per phase leg), upper and lower arm voltage balancing, and individual cell capacitor voltage balancing (these controllers ensure vertical balancing); controller that ensures the dc-link current is evenly distributed between the phase leg (the average common-mode current in each phase leg must be equal to one-third of the dc-link current, and this controller is for ensuring horizontal balancing). Additionally, basic converter controllers such as dc-link voltage and active and

<table>
<thead>
<tr>
<th>Voltage levels</th>
<th>Switching states</th>
<th>current polarity</th>
<th>Impact on capacitors</th>
</tr>
</thead>
<tbody>
<tr>
<td>(0)</td>
<td>(S_2, S_3, S_5, S_6)</td>
<td>(i_a &lt; 0)</td>
<td>(C_1, C_2)</td>
</tr>
<tr>
<td>(V_c)</td>
<td>(S_1, S_4)</td>
<td>(i_a &gt; 0)</td>
<td>(C_1, C_2)</td>
</tr>
<tr>
<td>(2V_c)</td>
<td>(S_1, S_4)</td>
<td>(i_a &lt; 0)</td>
<td>(C_1, C_2)</td>
</tr>
<tr>
<td></td>
<td>(S_2, S_3, S_5, S_6)</td>
<td>(i_a &gt; 0)</td>
<td>(C_1, C_2)</td>
</tr>
</tbody>
</table>

Switches \(S_1\)–\(S_6\) represent composite switching devices that comprise of IGBT plus antiparallel diodes, and \(-\), \(+\), and \(\uparrow\) stand for states of charge of the cell capacitors (unchanged, charge, and discharge) for different arm current polarity.
Fig. 4. Simulation waveforms for the MMC that employs the proposed cell in Fig. 3(b). (a) Phase voltage ($v_{ja}$). (b) Three-phase output currents. (c) Phase “a” upper and lower arms currents. (d) Common-mode currents of the three phases. (e) Phase “a” circulating current. (f) Phase “a” upper and lower arm cell capacitor voltages. (g) Phase “a” differential- and common-mode ac powers. (h) Phase “a” differential-mode energy. (i) Phase “a” common-mode energy. (j) Voltage across switch $S_{a1}$. (k) Voltage across the composite switch ($S_{a2}$ and $S_{a3}$). (l) Voltage across switch $S_{a5}$. 
reactive powers could be included. The main attributes of this control approach are the following: fixed switching frequency per device, independent of operating condition (this makes thermal management and heatsink design simpler), and no need for time-consuming capacitor voltage sorting (which is extremely useful should MMC adopted in dc transformers, with relatively high fundamental frequency). But increased reliance on the control system at the modulation level may raise concern regarding the reliability of this control method, especially during operation in harsh power system environments.

Several methods for controlling MMCs using energy manipulation have been proposed in [16] and [32]–[34]. For example, the method presented in [16] uses the zero sequence (dc) and negative sequence (second-order harmonic current) components of the common-mode current of each phase leg to regulate the total energy stored per converter to be constant and to suppress the cell capacitor energy fluctuations to virtually zero in an attempt to drastically reduce capacitor voltage ripple. While the positive sequence of the common-mode current at fundamental frequency is used to ensure energy balance between the upper and lower arms of each phase leg. Although this approach is interesting, the choice of capacitor voltage ripple instead of the suppression of the second-order harmonic currents in MMC arms is not appropriate for HVDC applications, where the semiconductor losses supersede the capacitor voltage ripple, especially as all the above control methods are able to keep the capacitor voltage ripples well within the tolerable limits. Additionally, the use of arm energy balancing in the practical MMC (where the cell capacitances may have large tolerances) may lead to substantial voltage difference between upper and lower arms of the same phase leg, thus leading to appearance of even harmonic voltages and currents in the baseband.

This paper presents a new cell arrangement that can reduce MMC semiconductor losses beyond that of the HB-MMC, eliminate the need for the protective thyristor used in HB-MMC to deviate part of the fault current from the freewheeling diodes of the main switches that bypass the cell capacitors when the converter is blocked during dc fault, and facilitate continued operation of the MMC during internal cell failure, without the need for mechanical bypass switches. The viability of the proposed cell is demonstrated using simulations and experimentations. In these demonstrations, a switching model of the MMC with 16 cells and 32 capacitors per arm is used to illustrate device (modulation, capacitor voltage balancing, and semiconductor losses) and system aspects (pole-to-pole dc short circuit, unbalanced operation, and internal fault management), and two prototypes of the single-phase MMC with HB and proposed cells for loss and performance comparison. It has been shown that the proposed MMC is promising as it has lower semiconductor loss compared to HB-MMC, and its unique cell structure enables dc short-circuit survival over an extended period, without the need for protective thyristor as in the HB-MMC.

### II. PROPOSED MMC

Fig. 3 presents two types of cells that can be used in MMCs to reduce the number of isolated dc/dc converters required to supply the driving circuits of the semiconductor switches. Fig. 3(a) shows a basic cell arrangement that is formed by back-to-back connection of two versions of the HB cells, and it can generate three voltage levels between “+a” and “−a,” \( V_{\text{in}} = 0 \), “+Vc,” and “2Vc.” should both cell capacitor voltages \( V_{c1} \) and \( V_{c2} \) be regulated at \( V_c \). In this cell arrangement, the voltage level “\( V_c \)” represents the redundant switch state that can be generated by two switch combinations and can be used in conjunction with the arm current polarity to balance the cell capacitor voltages globally or locally at the cell level. This approach can be extended to the MMC with hundreds of cells per arm, where “\( n \)” cells in each MMC arm could be divided into “\( m \)” subgroups, with each subgroup consisting of “\( r \)” cells and capable of generating “\( r + 1 \)” voltage levels, and \( \{n, m, r\} \in \mathbb{N} \) and \( n = m \times r \).

Apart from the aforesaid attributes, an MMC that uses the cells in Fig. 3(a) has the same number of cell capacitors, switching devices in conduction path and loss distribution as in conventional HB cells in Fig. 3(c), including the efficiency. Fig. 3(b) presents an alternative submodule arrangement that inherits all the attributes of the cell arrangement in Fig. 3(a) and offers new set of features such as reduced semiconductor losses and improved utilization of semiconductor switches. Table I summarizes the switch states of the submodules in Fig. 3(b). Voltage level \( “V_c” \) offers redundant switch states that can be exploited to balance capacitors \( C_1 \) and \( C_2 \) within each submodule at the cell level, without increasing capacitor voltage ripple. Notice that a zero-voltage level, which is used to bypass the cell capacitors \( C_1 \) and \( C_2 \), could be achieved by turning ON switches \( S_{2}, S_{3}, S_{5}, \) and \( S_{6} \) simultaneously. This leads to distribution of the arm current \( “i_{na}” \) between two parallel paths, \( S_{2} \) \( S_{3} \) and \( S_{5} \) \( S_{6} \), each carrying half of the arm current \( \left(\frac{1}{2} i_{na}\right) \), thus leading to reduced conduction loss per cell compared to conventional HB cell. Additionally, the protective thyristor “T” being used to deviate part of the dc-fault current from the freewheeling diodes of the switches \( S_2 \) and \( S_3 \) in conventional HB cell in Fig. 3(c) or in the cell arrangement in Fig. 3(a) is no longer required, because the freewheeling diodes of switches \( S_2 \) \( S_3 \) and \( S_5 \) \( S_6 \) will be sufficient to handle dc-fault current over extended period of time. Also, the mechanical bypass switch in each HB cell in Fig. 3(c) could be eliminated as the semiconductor switches \( S_2 \) and \( S_3 \) could be used to bypass the damaged cell.

When the cell arrangement in Fig. 3(b) is used in a generic MMC in Fig. 3(d), its modulation and control remain the same as in HB-MMC case. Therefore, for phase “\( a \)” the upper and lower arm modulation functions are: \( \gamma_{a1} = \frac{1}{2} \left[ a_d - m_a \sin(\omega t + \delta) \right] \), \( \gamma_{a2} = \frac{1}{2} \left[ a_d - m_a \sin(\omega t - \delta) \right] \).

### Table II

**Detailed Current Path of the Proposed Submodule in Fig. 3(b)**

<table>
<thead>
<tr>
<th>Voltage levels</th>
<th>Conduction path</th>
<th>Switch states</th>
<th>current polarity</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>( T_2, T_3, T_5, T_6 )</td>
<td>( S_2, S_3, S_5, S_6 )</td>
<td>( i_a &gt; 0 )</td>
</tr>
<tr>
<td>( V_c )</td>
<td>( D_1, D_5 )</td>
<td>( S_1, S_5 )</td>
<td>( i_a &gt; 0 )</td>
</tr>
<tr>
<td>( T_3, D_1 )</td>
<td>( S_1, S_6 )</td>
<td>( i_a &gt; 0 )</td>
<td></td>
</tr>
</tbody>
</table>
and \( \gamma_{a2} = \frac{1}{2}(\alpha_{d} + m_{a}\sin(\omega t + \delta)) \), where dc modulation index \( \alpha_{d} = \frac{V_{dc}}{V_{c}} \approx 1 \) during normal operation, ac modulation index \( m_{a} = \frac{V_{m}}{2V_{c}} \) (\( V_{m} \) and \( V_{dc} \) are peak phase and pole-to-pole dc voltages), and \( V_{c} \) represents the average voltage across cell capacitors of each arm.

Amplitude modulation and cell capacitor voltage balancing of the MMC that uses the submodule in Fig. 3(b) can be performed using one of the following methods.

A. Method I

This method is summarized as follows.

1) All cell capacitor voltages are indexed as \( V_{cij} \), where “\( i \)” identifies the location of individual cell in each arm (\( i \in \mathbb{N} \) and it varies from 1 to \( n \)), and “\( j \)” points to the location of individual capacitor within each submodule (\( j \in \mathbb{N} \) and it varies from 1 to 2).

2) Marquardt’s capacitor voltage balancing method that sorts the capacitor voltages of each arm in ascending or descending order could be applied to select the number of cell capacitors to be switched in and out the power path, taking into account the voltage level to be synthesized in each sampling period, cell capacitor voltage magnitudes, and arm current polarities. Insertion functions that determine the number of submodules to be inserted and bypassed from the upper and lower arms for phase “\( a \)” are \( n_{u1} = n \times \gamma_{a1} \) and \( n_{l1} = n - n_{u1} \), and \( n_{u2} = n \times \gamma_{a2} \) and \( n_{l2} = n - n_{u2} \), respectively (where \( n \) stands for the number of cell capacitors per arm).

3) Since the precise locations of the submodule capacitors to be inserted into power path and that to be bypassed are known from step 2, the mapping summarized in Table I can be directly used to generate the gating signals for individual switches \( S_{1k} \), where “\( k \)” varies from 1 to 6 and \( k \in \mathbb{N} \).

B. Method II

This method is summarized as follows.

1) Vector \( \{V_{r}\} \) of capacitor voltages of each arm is created.

2) Submodule capacitors to be inserted into power path from each arm are determined using sorting of the capacitor voltages \( \{A_{1}X\} = \text{sort}(V_{r}, \text{“ascend”}) \) and \( \{B_{1}Y\} = \text{sort}(V_{r}, \text{“descend”}) \), where \( IX \) and \( IV \) are index vectors that hold locations of the cells to be switched in and out of the power path, and \( A_{1} \) and \( B_{1} \) are sorted versions of the cell capacitor voltages \( V_{c} \), in ascending and descending orders. A vector of status signals \( \lambda_{i}[k] = 1 \) and 0 is assigned to the submodule capacitors to be inserted into the power path and those to be bypassed, taking into account the arm current polarity and voltage level to be synthesized (where “\( i \)” is a positive integer that varies from 1 to \( n \)).

3) The status vector \( \lambda \) that was created in step 2 will be used to determine the number of capacitors to be inserted into power path from each submodule using \( \sigma[k] = \lambda_{1}[k] + \lambda_{2}[k] \), where \( \lambda_{1}[k] = \lambda_{1}[2k - 1] \) and \( \lambda_{2}[k] = \lambda_{2}[2k] \). Here \( k \) is a positive integer that varies from 1 to \( \frac{1}{2}n \), and \( \lambda_{1} \) and \( \lambda_{2} \) are vectors that represent status of the capacitors \( C_{1k} \) and \( C_{2k} \). Notice that \( \sigma[k] = 0, 1 \) and 2 stand for the
following cases: when both capacitors of \(k\)th submodule are bypassed, one of the submodule capacitors is inserted into the power path and the other is bypassed, and both capacitors of \(k\)th submodule are inserted into the power path.

4) Using information provided by vector \(\sigma\) and mapping in Table I, the gating signals of individual switches are generated and voltages across the cell capacitors \(C_{1k}\) and \(C_{2k}\) of each \(k\)th submodule are balanced locally, taking into account arm current polarity.

Notice that in method I, the cell capacitor voltage balancing in step 2 is performed in a similar manner as that in conventional HB-MMC, while in method II, the cell capacitor voltage balancing is performed at cell level, which is simpler and faster. A flowchart that depicts implementation steps of method II is provided in the Appendix (see Fig. 14).

Fig. 4 shows basic waveforms of a three-phase MMC that employs 16 of the proposed cells in Fig. 3(b) in its arms, being controlled using amplitude modulation and the cell capacitor voltage balancing method II. The following parameters are assumed in this illustration: \(V_{dc} = 80\) kV, \(C_m = 10\) mH, the number of cells per arm is 16 (two capacitors per cell), arm reactor inductance and internal resistance are \(L_d = 10\) mH and \(R_d = 0.25\) \(\Omega\), load resistance and inductance are 20 \(\Omega\) and 40 mH (equivalent to three-phase power of 66.8 MW and 42.1 MVAR), and 0.90 modulation index. In this example, the second-harmonic current component of the common mode in each phase is suppressed using a resonant controller. The plots for the prefilter output phase voltage, three-phase output currents, phase “\(a\)” upper and lower arm currents and phase “\(a\)” cell capacitor voltages in Fig. 4(a)–(c) and (f) show that the MMC that uses the proposed cell operates satisfactorily, retains seamless current commutation between upper and lower arms as with the HB-MMC, and the voltages across the cell capacitors are well regulated around \(\frac{1}{2}V_{dc}/n\ (\text{1ktext}/2 \times 80/16 \approx 2.5\) kV). Fig. 4(d) and (e) shows that phase “\(a\)” common-mode current is practically dc, with its parasitic component (second-harmonic current) being successfully suppressed to nearly zero. Fig. 4(g)
shows the common- and differential-mode ac powers the upper and lower arm cell capacitors of phase “a” exchange with the dc and ac sides. Observe that the common- and differential-mode ac powers oscillate at second-harmonic and fundamental frequencies and adhere to the following analytical expressions:

\[ p_{ac1}(t) = v_{a1}i_{a1} = \frac{1}{4}I_m V_{dc} \sin(\omega t + \varphi) - \frac{1}{2}m I_d V_{dc} \times \sin \omega t + \frac{1}{8}m I_m V_{dc} \cos(2\omega t + \varphi) \]

\[ p_{ac2}(t) = v_{a2}i_{a2} = -\frac{1}{4}I_m V_{dc} \sin(\omega t + \varphi) + \frac{1}{2}m I_d V_{dc} \times \sin \omega t + \frac{1}{8}m I_m V_{dc} \cos(2\omega t + \varphi). \]

The upper and lower arm cell capacitor energies are described analytically as follows:

\[
\frac{dE_1(t)}{dt} = p_{ac1}(t) \Rightarrow E_1(t) = E_1(0) - \frac{I_m V_{dc}}{4} \frac{1}{\omega} \times \cos(\omega t + \varphi) + \frac{1}{2} m I_d V_{dc} \times \cos(\omega t + \varphi) \tag{3}
\]

\[
\frac{dE_2(t)}{dt} = p_{ac2}(t) \Rightarrow E_2(t) = E_2(0) + \frac{I_m V_{dc}}{4} \frac{1}{\omega} \times \cos(\omega t + \varphi) - \frac{1}{2} m I_d V_{dc} \times \cos(\omega t + \varphi) \tag{4}
\]

where

\[ E_1(0) = E_2(0) = E(0) \approx N_c \times \frac{1}{2} C_m \left[ \frac{V_c}{N_c} \right]^2 = \frac{\frac{1}{2} C_m V_c^2}{N_c} \] and \[ V_c \approx V_{dc} - 2R_d I_d - 2N_c V_{device} \] (\(V_{device}\) represents dc voltage drop per device).

From (3) and (4), common- and differential-mode energies are

\[ E_{com}(t) = \frac{C_m V_c^2}{N_c} + \frac{1}{6\omega} \left[ P \sin 2\omega t + Q \cos 2\omega t \right] \tag{5} \]

\[ E_{dif}(t) = \frac{1}{6\omega} \left[ P(m - 1/m) \cos\omega t + 2Q/m \sin\omega t \right]. \tag{6} \]

Observe that (5) and (6) agree with the simulation waveforms for the common- and differential-mode energies presented in Fig. 4(h) and (i). Equations (5) and (6) indicate that the common- and differential-mode energies could be manipulated through the second- and first-harmonic currents. While Fig. 4(d) shows the common-mode currents of the three-phase legs have the same magnitude, which indicates that the horizontal balancing or even distribution of dc-link current between the three phases is ensured.

The voltage waveforms across the switching devices \(S_1\), \(S_2\), \(S_3\), and \(S_4\) in Fig. 4(j)–(l) indicate that the switching devices of the MMC that employs the proposed cell operate at reduced average switching frequency as in HB-MMC. Since the composite switch \(S_2S_3\) in Fig. 3(b) is exposed to multilevel voltage waveform as in Fig. 4(f) with one voltage level switched at each instant, the composite switch \(S_2S_3\) can be formed without the need for stringent requirement of typical series device connection. The voltage waveforms in Fig. 4(j)–(l) show that the conduction periods of switches \(S_1\) and \(S_3\) in the proposed cell are not significantly different as that between the main and auxiliary switches \(S_1\) and \(S_2\) of the HB cell [see Fig. 3(b) and (c)], with the composite switch \(S_2S_3\) being used to halve the currents in \(S_2\) and \(S_3\) (thus, better loss distribution is expected).

### III. ANALYTICAL SEMICONDUCTOR LOSS ESTIMATION

Since semiconductor loss is a decisive factor that determines successful adoption or abandonment of the modular-type converters in practical systems, this section presents an approximate method for loss calculations, and this method is used in this paper to compare the semiconductor loss of the MMC that employs the proposed cell against that uses conventional HB cell. Notice that the MMC with HB cell and proposed cell present a fixed number of switching devices in conduction path for a given voltage stress per device and dc-link voltage, irrespective of modulation strategy. For an example, out of “2n” cell capacitors available for selection in each phase leg at any instant, “2n” switches must be used to insert “n” cell capacitors.
Fig. 7. Experimental results from scaled down prototype of the MMC with the proposed cell as shown in Fig 6.(a) and (c). (a) Prefilter output voltage (5 ms/div and 40 V/div). (b) Phase voltage spectrum. (c) Output phase current (5 ms/div and 5 A/div). (d) Upper and lower arm current and output phase or load current (5 ms/div and 5 A/div). (e) Upper arm cell capacitor voltages (10 ms/div and 20 V/div). (f) Output phase current and samples of gating signals of the one cell during converter operation (2.5 ms/div, 5 V/div for $S_{a1}$, $S_{a2}$, and $S_{a4}$ and 20 A/div for $i_{ao}$).
Fig. 8. Experimental results from scaled down prototype of the MMC with the conventional HB cell as shown in Fig. 6(b) and (c). (a) Prefilter output voltage (5 ms/div and 40 V/div). (b) Phase voltage spectrum. (c) Output phase current (5 ms/div and 5 A/div). (d) Upper and lower arm current and output phase or load current (5 ms/div and 5 A/div). (e) Per arm cell capacitor voltages (10 ms/div and 20 V/div). (f) Output phase current and samples of gating signals of the one cell during converter operation (2.5 ms/div, 5 V/div for $S_x$ and $S_y$, and 10 A/div for $i_{ao}$).
into conduction path, and “2n” switches for bypassing of the “n” remaining cell capacitors. During bypass of the “n” cell capacitors using switches $S_2S_3S_5S_6$ in each cell, the current conduction path is through diodes $(D_2D_3D_5D_6)$ for $i_0 < 0$, and through IGBTs $(T_2T_3T_5T_6)$ for $i_0 \geq 0$. During insertion of the cell capacitors into conduction path, the current flow through the IGBT or diode depends on the individual switch location within each cell (see Table II). Fig. 5 depicts MMC upper and lower arm currents and their corresponding insertion functions. Observe that the conduction period of diodes $(D_2D_3D_5D_6)$ and IGBTs $(T_2T_3T_5T_6)$ of the switches $S_2S_3S_5S_6$, which are used to bypass cell capacitors, vary significantly with the magnitude and polarity of the dc component of the arm current $I_d$ ($I_d$ varies strongly with dc power being exchanged) [see Fig. 5(a)]. The current conduction between $\beta$ and $\pi - \beta$ in Fig. 5(a) represents conduction period of diodes $(D_2D_3D_5D_6)$ during bypass of the cell capacitor of individual cells, where $I_0$ represents the peak fundamental components of the arm currents, and $\beta = \sin^{-1}L_i/I_0$. Recall that $I_d = \frac{1}{3}\bar{I}_d$ ($\bar{I}_d$ is the dc-link current) and $I_0 = \frac{1}{3}\bar{I}_m$ (where, $\bar{I}_m$ represents peak of the output phase current). From Figs. 3(b) and 5(a) and Table II, currents in the IGBTs and diodes of the switches being used to bypass the cell capacitors in each phase leg are $i_{TB}(t) = i_{an}$ for $\pi - \beta < \omega t \leq 2\pi + \beta$ and $i_{DB}(t) = -i_{an}$ for $\beta < \omega t \leq \pi - \beta$.

Using these definitions of $i_{TB}(t)$ and $i_{DB}(t)$, the equivalent average and root-mean-square currents in the IGBTs and diodes of the switches being employed to bypass “n” cell capacitors are approximated by

$$I_{TB} = \left[\frac{1}{2}I_d(\pi + 2\beta) + \sqrt{I_0^2 - I_d^2}\right]/\pi \tag{7}$$

$$I_{DB} = \left[\frac{1}{2}I_d(\pi - 2\beta) - \sqrt{I_0^2 - I_d^2}\right]/\pi \tag{8}$$

$$I_{rms,TB}^2 = \left[\left(I_d^2 + \frac{1}{2}I_0^2\right)(\pi + 2\beta) + 3I_d\sqrt{I_0^2 - I_d^2}\right]/2\pi \tag{9}$$

$$I_{rms,DB}^2 = \left[\left(I_d^2 + \frac{1}{2}I_0^2\right)(\pi - 2\beta) - 3I_d\sqrt{I_0^2 - I_d^2}\right]/2\pi. \tag{10}$$

Using expressions (7)–(10), the on-state losses of the switches $S_2S_3$ and $S_5S_6$ being used to bypass “n” cell capacitors from each phase leg are computed using

$$P_{TB} = n\left[V_{TB}I_{TB} + \frac{1}{2}R_{Ton}I_{rms,TB}^2\right] \tag{11}$$

$$P_{DB} = n\left[V_{DB}I_{DB} + \frac{1}{2}R_{Don}I_{rms,DB}^2\right] \tag{12}$$

where $R_{Don}$ and $R_{Ton}$, and $V_{Don}$ and $V_{Ton}$ are on-state resistances and threshold voltages of the diode and IGBT that form a single composite switch $S_2S_3$ and $S_5S_6$, respectively. However, insertion of “n” cell capacitors using switch states that generate “Vc” and “2Vc” from each arm insert “n” switches of mixed combinations (diodes and IGBTs) into conduction path [see Table II and Fig. 3(b)]. This introduces some imperfections, which are handled in this paper using average on-state resistance and threshold voltage of the IGBT and diode ($R_{Don} = \frac{1}{2}(R_{Don} + R_{Ton})$ and $V_T = \frac{1}{2}(V_{Don} + V_{Ton})$), and their equivalent average and root-mean-square currents are approximated by

$$I_{rms,T} = \frac{1}{2\pi} \int_{-\beta}^{\pi-\beta} i_{an} dt + \frac{1}{2\pi} \int_{-\beta}^{2\pi+\beta} i_{an} dt \tag{13}$$

$$I_{rms,T}^2 = \frac{1}{2\pi} \int_{-\beta}^{2\pi+\beta} i_{rms,T}^2 dt = \left(I_0^2 + \frac{1}{2}I_0^2\right). \tag{14}$$

Using expressions (7)–(10), the on-state losses of the switches $S_2S_3$ and $S_5S_6$ being used to bypass “n” cell capacitors from each phase leg are computed using

$$P_{T} = n\left[V_{TB}I_{TB} + R_{Ton}I_{rms,TB}^2\right]. \tag{15}$$

Notice that (7)–(15) could be applied to HB-MMC [see cell in Fig. 3(c)] should “$\frac{1}{2}$” in (11) and (12) is omitted.

To demonstrate the improved efficiency of the MMC that uses proposed cell in Fig. 3(b) compared to that uses HB cell, the on-state losses of MMCs that employ these two cells are presented in Table III. The on-state loss estimated in Table III are computed, assuming the following rated parameters: 1052-MVA

---

**Table VII: Summary of the Experimental Loss**

<table>
<thead>
<tr>
<th>Input dc power ($P_{dc}$)</th>
<th>Proposed MMC</th>
<th>HB-MMC</th>
</tr>
</thead>
<tbody>
<tr>
<td>529.2 W</td>
<td>529.2 W</td>
<td></td>
</tr>
<tr>
<td>Average output ac power ($P_{ac}$)</td>
<td>481.6 W</td>
<td>477.05 W</td>
</tr>
<tr>
<td>Power loss ($P_L = P_{dc} - P_{ac}$)</td>
<td>47.6 W</td>
<td>52.15 W</td>
</tr>
</tbody>
</table>
Fig. 10. Selected waveforms illustrate behavior of the proposed MMC during a pole-to-pole dc short-circuit fault. (a) Active and reactive powers measured at bus B. (b) Three-phase currents converter presents at the low-voltage side of the interfacing transformer. (c) Phase “a” upper and lower arm currents. (d) Current waveforms in the switching devices (S2 and S6 in the first cell of the upper arm of phase “a”) zoomed around the instant when the fault is initiated. (e) Current in the switching device S1, first cell of the upper arm of phase “a”) zoomed around the instant when the fault is initiated. (f) Phase “a” cell capacitor voltages.

converter with 640-kV (±320-kV) dc-link voltage; 352-kV line-to-line ac voltage, which is corresponding to 0.9 modulation index; and considering three operating points shown in Table III.

In this study, 4.5-kV IGBT (T1800GB45A) from Westcode is assumed, with a voltage stress per switch of 2.0 kV. Analytical and simulation on-state losses summarized in Table III indicate that the MMC with the proposed cell arrangement has lower on-state loss than the conventional HB-MMC. It has been found that the presented analytical method overestimates the on-state losses of both converters being compared by a maximum of 6% with respect to that being computed using detailed simulation (on-state loss of individual device is calculated using measured currents and then added together), considering three operating points in Table III.

For calculations of switching loss, IGBT turn-on and turn-off energy losses ($E_{on}$ and $E_{off}$) from datasheet are approximated as $E_{on} = -270.7 \times 10^{-12} i_{on}^4 + 1.812 \times 10^{-6} i_{on}^3 - 2.744 \times 10^{-3} i_{on}^2 + 4.953 i_{on}$ and $E_{off} = -3.11 \times 10^{-9} i_{off}^4 + 11.57 \times 10^{-6} i_{off}^3 - 13.65 \times 10^{-3} i_{off}^2 + 8.921 i_{off}$, where $i_{on}$ and $i_{off}$ are currents at the turn-on and turn-off instances. IGBT switching loss is obtained from $P_{sw} = (f_{on} E_{on} + f_{off} E_{off})$, where $E_{on}$ and $E_{off}$ are average turn-on and turn-off energy losses over one fundamental cycle, respectively, and $f_{on}$ and $f_{off}$ are switching frequencies. With freewheeling diodes recovery losses being neglected, Tables IV and V show that the switching losses and total semiconductor losses of the MMC with the proposed cell arrangement are lower than that of the HB-MMC. The results in Tables III–V all indicate that the MMC that uses the proposed cell arrangement outperforms the HB-MMC from semiconductor loss point of view. See [36] and [37] for more detailed method for semiconductor loss calculations, where diode recovery losses are taken into account. With power loss cost assumed to be 3 M€/MW per year [38], the savings over project lifetime of 30 years between the two converters are displayed in Table V.

IV. REDUCED SCALE EXPERIMENTATIONS

This section uses reduced scale experimentations to compare the performance of the MMC that employs the presented cell in Fig. 3(b) against that uses the conventional HB cell. Fig. 6 shows schematic diagrams and prototypes of both converters,
Fig. 11. Examples of exploitable switch states to facilitate partial or full bypass of the faulty cells and continued converter operation during switch devices open-circuit faults or cell capacitor failures. (a) Simultaneous open circuit faults of switches $S_1$ and $S_4$, or failure of capacitors $C_1$ and $C_2$. (b) Open-circuit fault in the switches $S_1$, or failure of capacitors $C_1$. (c) Open-circuit fault in the switches $S_4$, or failure of capacitors $C_2$. (d) Open-circuit fault in the switches $S_6$. (e) Open-circuit fault in the switches $S_5$. (f) Simultaneous open circuit faults in the switches $S_5$ and $S_6$.

with test rig parameters listed in Table VI. Modulation and capacitor voltage balancing are programmed on low-cost 32-bit Cypress microcontroller (CY8CKIT-050 PSoC 5LP). Due to the reduced number of cells per arm (four cells), pulse width modulation with 2.4-kHz carrier frequency is used (carriers are arranged in phase disposition fashion). Experimental waveforms presented in Figs. 7(a)–(e) and 8(a)–(e) show that both MMCs produce similar output voltages and currents, upper and lower arm currents, and cell capacitor voltages. However, samples of the gating signals in Figs. 7(f) and 8(f) indicate that the proposed cell is expected to have better loss distribution as the arm current will be evenly shared among $S_{a2}$, $S_{a3}$, $S_{a5}$, and $S_{a6}$ when the cell generates zero-voltage level (when gating signals of $S_{a2}$ and $S_{a4}$ in Fig. 7(f) are both high). Summary of the overall semiconductor losses (on-state plus switching) of both converters obtained from experiments in Table VII confirms the improved loss performance of the proposed cell. But the figures for the semiconductor losses displayed are extremely high due to the use of low-cost IGBTs with high on-state voltage drop employed (30 A, 1200-V IGBT, STGW30NC120HD, while the actual average voltage stress per cell capacitor and IGBT is 70 V). Because of the IGBTs overrating, it is observed that the peak fundamental voltages obtained from both prototypes are 102.1 and 100.9 V for the proposed and HB cells, respectively, compared to theoretical peak voltage $V_m = \frac{1}{2} m V_{dc} = \frac{1}{2} \times 0.8 \times 280 = 112$ V. Notice that with the measured dc-link current = 1.89 A and output active power = 481.6 W (proposed cell), the effective dc voltage, excluding the total devices voltage drop and losses in the switching devices could be approximated by $V_{dc} = P_{dc}/I_{dc} = 481.6/1.89 \approx 254.8 \approx V_c$, assuming switching losses in the reduced scale prototype is negligible. This discussion indicates that the total dc voltage drop in the switching devices is 280-254.8 = 25.2 V, power loss = 25.2 $\times$ 1.89 $\approx$ 47.6 W, and peak phase voltage $V_m = \frac{1}{2} m V_c = \frac{1}{2} \times 0.8 \times 254.8 = 101.92$ V, which are in line with the measured loss and peak phase voltage in Table VII and Fig. 7(b). Similarly, for the prototype of the HB-MMC, the effective dc voltage $V_{dc} = V_c$.
Fig. 12. Waveforms illustrate easy of internal fault handling in the proposed cell. (a) Phase “a” upper and lower arm currents. (b) Phase “b” upper and lower arm currents. (c) Current waveforms for cell 6 in phase “a” upper arm (switches $S_1$, $S_2$, $S_4$, and $S_6$). (d) Current waveforms for cell 7 in phase “a” upper arm (switches $S_1$, $S_2$, $S_4$, and $S_6$). (e) Current waveforms for cell 4 in phase “b” lower arm (switches $S_1$, $S_2$, $S_4$, and $S_6$). (f) Three-phase output current. (g) Samples of phase “a” upper and lower arm cell capacitors. (h) Samples of phase “b” upper and lower arm cell capacitors.
Fig. 13. Waveforms that illustrate the performance of the MMC that employs the proposed cell during unbalanced condition. (a) Three-phase voltages measured at B. (b) Three-phase currents at converter terminal, measured at the low-voltage side of the interfacing transformer. (c) Upper and lower arm currents of the three phases, zoomed around transition between balanced to unbalanced condition. (d) Upper and lower arm currents of the three phases during new steady state when system operates under unbalanced condition. (e) Common-mode currents of the three phases, $\frac{1}{2}(i_{abc1} + i_{abc2})$. (f) Positive and negative dc-link currents.

$= \frac{477.1}{1.89} \approx 252.4$ V, peak phase voltage $V_{m} = \frac{1}{2}mV_c = \frac{1}{2} \times 0.8 \times 252.4 = 100.96$ V, and power loss $=(280-252.4) \times 1.89 \approx 52.17$ W. These results also agree with experimental results summarized in Table VII and Fig. 8(b). Although on a per unit basis, the magnitudes of the experimental losses are out of step with that expected in the full-scale HVDC converter, it does not invalidate the superiority of the proposed cell over the HB cell in terms of semiconductor loss.

V. SYSTEM SIMULATIONS

This section presents system simulations of the MMC that adopts the proposed cell, considering dc short-circuit fault and continued operation when some cells fail. Fig. 9 shows the test system that represents 84-MVA converter terminal of symmetrical monopole HVDC link, with $\pm 40$-kV dc-link voltage, connected to 66-kV ac grid through 80-MVA, 40-kV/66-kV ac transformer with 20% per unit reactance. The proposed MMC is modeled using a detailed switch model, with 16 cells (32 cell capacitors) per arm, arm inductance $L_d = 10$ mH, and each cell capacitance is rated at 2.5 kV and 8 mF. DC cable parameters are given in Fig. 9, with ac-side high-impedance grounding adopted as suggested in [39] and [40] to define the insulation level for the dc side. In this example, the MMC being studied is equipped with active and reactive power controllers, a fundamental current controller in $dq$ frame, circulating current controller and cell capacitor voltage balancing (overall control system is similar to that in [41]). At startup, the converter station is commanded to inject active power of 64 MW into ac grid, at bus B at unity power factor. A permanent pole-to-pole dc short-circuit fault is applied in the middle of the dc line at time $t = 0.5$ s, and active power injection into B is reduced to zero immediately, with gating signals to converter switches inhibited after 50 $\mu$s from fault initiation.

A. Pole-to-Pole DC Short-Circuit Fault

Fig. 10 presents selected waveforms that illustrate the behavior of the MMC that employs the proposed cell when it is subjected to a pole-to-pole dc short-circuit fault. Fig. 10(a)
and (b) displays active and reactive power converter exchanges with the ac grid “G,” measured at bus B, and ac currents in the low-voltage side of the interfacing transformer. Fig. 10(c) shows that phase “a” upper and lower arm currents are well controlled during normal operation, with second-order harmonic currents in the converter arms being suppressed. During the dc short-circuit fault, significant overlap is observed between the upper and lower arms, which is caused by large arm inductances and transformer leakage inductances (these overlaps indicate short periods of simultaneous conduction of the upper and lower arms of the same phase leg). Fig. 10(d) shows current waveforms in the switches S2 and S6, which are exploited for generation of zero-voltage level at each cell during normal operation and to share the current stress when the converter is blocked during pole-to-pole dc short-circuit fault. In this illustration, the on-state resistances for the diodes of the composite switches S2 and S3 are deliberately set to be 90% of that of the S5 and S6 to mimic the potential mismatch in the typical semiconductor switches that may be employed (see datasheet of IGBT T1800GB4A for on-state resistance). Observe that the arm current is shared well between the parallel paths provided by the diodes of the switches S2 and S3, and S5, and S6. This clearly supports the case for elimination of the thyristors being used in the HB cell in Fig. 3(c) to relieve diodes of the main switches that bypass the cell capacitors from excessive overcurrent during dc short-circuit fault. Fig. 10(e) presents the current waveform in the switch S1, which is in series with capacitor C1 of each cell. Observe that the current in this switch has dropped to zero when the converter is blocked as expected (no discharge of the cell capacitor). Fig. 10(f) shows phase “a” cell capacitor voltages remain balanced in the prefault condition and unchanged when the converter is blocked during a fault period. The above discussions show that the MMC that uses the proposed cell retains all the attributes and adheres to the same fundamental equations that describe the steady-state and dynamic operation of the HB-MMC, while offering higher efficiency than HB-MMC and eliminating the unidirectional current sharing thyristor being used in the HB-MMC.

B. Continued Operation With Multiple Cell Faults

Fig. 11 shows some of the possible switching restrictions that would be applied to facilitate continued converter operation during cell capacitor failures or switching devices open-circuit faults, depending on the exact fault location. For example, the fault scenario depicted in Fig. 11(a) necessitates full bypass of the presented cell (two voltage levels will be lost per affected cell), while any of the other fault scenarios in Fig. 11(b) and (c) could restrict the number of voltage levels to be generated to two (Vc and 0, should V2 = V1 = Vc), with one switch stage available for generation of each voltage level (loss of one voltage level per affected cell). In these two fault scenarios, the switch state in Fig. 11(a) could be used to generate zero voltage at reduced semiconductor loss. Fig. 11(d) and (e) summarizes examples of switch open-circuit faults that do not affect the number of voltage level each cell could generate and limit number of possible ways to generate voltage level “Vc” to 1. Additionally, these fault scenarios do not permit generation of “0” voltage level at reduced losses. Fig. 11(f) displays simultaneous fault scenario in the switches S5 and S6 that will make the faulty cell incapable of generating voltage level “Vc,” and as a result, the affected cell could be reconfigured to operate as a two-level unipolar cell capable of generating 0 and 2Vc. When a large number of cells suffer from this type of simultaneous fault, all cells in the affected phase leg could be reconfigured as stated above, without any sacrifice to maximum fundamental output voltage that could be generated. For illustration of internal fault management of the proposed cell, a hypothetical case assumes that cells 6 and 7 in the upper arm of phase “a” of the test system in Fig. 9 are subjected to open-circuit fault scenarios depicted in Fig. 11(c) and (b) at t = 0.25 s, and at t = 0.5 s, while cell 4 in the lower arm of phase “b” is subjected to simultaneous open-circuit fault scenario in Fig. 11(a). In the prefault condition, the test system being studied injects 64 MW into the ac grid at unity power factor, with its power set point unchanged when some of its cells fail as stated earlier. The following simplifications are assumed during implementation of the internal fault management, which are summarized as follows.

1) Fault location and type are detected instantly; thus, a fault management scheme for affected arm is enabled immediately.

2) Information of fault location is used to identify the affected and unaffected cell capacitors; hence, status vector (Ψ) for the affected arm that contains zeros and ones is generated, with zeros and ones pointing to the locations of the unaffected and affected capacitors within each cell in the faulty arm. For an MMC with n cell capacitors, and M faulty cell, status vector is Ψi = δ(i - k), where δ is the
Dirac function and it is defined as \(\delta(i - k) = 0 \forall i \neq k\) and \(\delta(i - k) = 1 \forall i = k, i = 1, 2, \ldots, n,\) and \(k\) is the natural number that stands for location of the faulty cell.

3) Each affected capacitor (\(C_i\)) is omitted from the group of capacitors to be selected to synthesize different output voltages by setting its corresponding capacitor voltage \(V_{ci} = 2 \times \max(V_i)\) for \(i_{arm} \geq 0\) and \(V_{ci} = 0.5 \times \min(V_i)\) for \(i_{arm} < 0\), where \(V_i = V_{c1}, V_{c2}, \ldots, V_{cn}\).

Based on the outlined points, the gating signals for the switching devices of the faulty cells are modified.

Fig. 12 shows simulation waveforms for the fault scenarios described above. These waveforms indicate that the MMC that uses the proposed cell can manage its internal cell faults safely as that in the HB-MMC case. Simulation waveforms for the hypothetical case presented in Fig. 12 (time for fault detection and needed for activation of the fault management are assumed to be infinitesimal) show no evidence of transients in the arm or output phase currents when partial bypass of cells 6 and 7 are initiated at \(t = 0.25\) s, and complete bypass of the cell 4 is activated at \(t = 0.5\) s [see Fig. 12(a), (b), and (f)]. Current waveforms measured in the switches of cells 6 and 7 in the upper arm of phase “a” and of cell 4 in the lower arm of phase “b” in Fig. 12(c)–(e) show seamless partial or complete exclusion of the faulty section of the cells, with the voltage across the affected capacitors remaining unchanged, avoiding any catastrophic outcome that may result from incorrect switching of the affected cells. The above discussions show that the MMC that uses the proposed cell is able to fully or partially bypass the faulty cells, without the need for mechanical bypass switches to be installed in each cell required as in the conventional HB cell.

### C. Unbalanced Operation

This section examines the performance of the MMC that adopts the proposed cell during unbalanced operation initiated by deliberate connection of 1.2- and 0.8-\(\Omega\) resistors between phase \(b\) and ground and \(c\) and ground at \(t = 0.8\) s, and results for this case are displayed in Fig. 13. Fig. 13(a) and (b) displays three-phase voltages measured at bus B and currents at converter terminal (measured at the low-voltage side of the interfacing transformer). Observe that although three-phase voltages at the grid side are severely unbalanced, the currents the converter injects exhibit limited unbalance as expected. The plots for upper and lower arm currents in Fig. 13(c) and (d), common-mode currents in Fig. 13(e), and dc-link currents in Fig. 13(f) show no penetration of second-order harmonic into the dc positive and negative dc-link currents, with the second-harmonic currents in converter arms suppressed. These are achieved with the conventional decoupled controller of the positive sequence currents in the \(dq\) frame, and resonance-based controller for second-harmonic suppression in converter arms. The plot for the common-mode currents in Fig. 13(e) indicates that each converter phase contributes unequal dc currents to the dc-link current (\(I_{dc}\)), and this is in contrary to some of the control methods in the literature that advocate dc current balancing, which may lead to overcurrent of the phases that experience larger voltage depressions. The above discussions indicate that the MMC with the proposed cell could operate satisfactory under unbalanced condition as HB-MMC.

### VI. BRIEF COMPARISON OF THE HB AND PROPOSED CELLS

Table VIII summarizes the main similarities and differences between the HB and the proposed cell in Fig. 3(c) and (b), assuming that both cells use semiconductor switches with similar voltage and current ratings, and two HB cells are equivalent to one of the proposed cell in Fig. 3(b). Table VIII shows that both cells being compared have similar semiconductor areas, with the proposed cell in Fig. 3(b) offering the best overall performance and utilization of these semiconductor devices.

### VII. CONCLUSION

This paper presents an alternative cell arrangement that uses its zero-voltage level to reduce semiconductor losses of modular-type converters to less than that of the HB-MMC, should the two additional IGBTs incorporated into the propose...
cell (instead of two protective thyristors in equivalent HB cells) are utilized as described above. The same IGBTs being used to reduce semiconductor losses could be exploited to bypass the faulty cells during internal converter faults, thus making the use of mechanical bypass switch redundant. The presented simulation and experimental results show that the MMC that uses the proposed cell inherits all the attributes of the HB-MMC, including internal fault management, scalability to high-voltage applications, and transient performance during ac and dc network faults. The viability of the proposed cell arrangement at device and system levels is confirmed using simulations.

**APPENDIX**

This appendix presents a flowchart that summarizes implementation of method II, which is employed to perform capacitor voltage balancing in this paper.

**REFERENCES**


Grain Philip Adam (M’12) received the B.Sc. and M.Sc. (first class) degrees in power systems and electrical machines from Sudan University for Science and Technology, Khartoum, Sudan, in 1998 and 2002, respectively, and the Ph.D. degree in power electronics from University of Strathclyde, Glasgow, U.K., in 2007.

He has been a Research Fellow with the Institute of Energy and Environment, University of Strathclyde, since 2008. He is a visiting Fellow with the University of New South Wales, Sydney, Australia. His research interests include fault-tolerant voltage-source converters for high-voltage direct-current (HVDC) applications, modeling and control of HVDC transmission systems and multiterminal HVDC networks, voltage-source-converter-based flexible alternating current transmission system devices, and grid integration issues of renewable energies. He has authored and coauthored several technical reports, and journal and conference papers in the area of multilevel converters and HVDC systems, and grid integration of renewable power. Moreover, he has published two books in applications of power electronics in power systems and renewable energy. He is an active contributor to reviewing process for several IEEE and IET Transactions and Journals and conferences.

Dr. Adam is a member of the IEEE Power Electronics Society.

Ibrahim Abdelsalam received the B.Sc. and M.Sc. (first class) degrees in electrical engineering from the Arab Academy for Science and Technology and Maritime Transport, Alexandria, Egypt, in 2006 and 2009, respectively, and the Ph.D. degree in power electronics from the University of Strathclyde, Glasgow, U.K., 2016.

He is a Lecturer with the Electrical Department, Arab Academy for Science and Technology and Maritime Transport. His research interests include power electronic converters and their applications in wind energy conversion systems, and advanced control strategies of the multilevel voltage and current source converters.

John Edward Fletcher (M’11–SM’13) received the B.Eng. (with first class Hons.) and Ph.D. degrees in electrical and electronic engineering from Heriot-Watt University, Edinburgh, U.K., in 1991 and 1995, respectively.

Until 2007, he was a Lecturer at Heriot-Watt University. From 2007 to 2010, he was a Senior Lecturer with the University of Strathclyde, Glasgow, U.K. He is currently a Professor with the University of New South Wales, Sydney, Australia. His research interests include distributed and renewable integration, silicon carbide electronics, pulsed-power applications of power electronics, and the design and control of electrical machines.

Prof. Fletcher is a Charted Engineer in the U.K. and a Fellow of the Institution of Engineering and Technology.

Graeme M. Burt (M’95) received the B.Eng. degree in electrical and electronic engineering, and the Ph.D. degree in fault diagnostics in power system networks from the University of Strathclyde, Glasgow, U.K., in 1988 and 1992, respectively.

He is currently a Professor of electrical power systems at the University of Strathclyde where he co-directs the Institute for Energy and Environment, and directs the Rolls-Royce University Technology Centre in Electrical Power Systems. His research interests include the areas of power system protection and control, distributed energy, and experimental validation.

Derrick Holliday received the Ph.D. degree from Heriot-Watt University, Edinburgh, U.K., in 1995.

Since then, he has held full-time academic posts at the University of Bristol and the University of Strathclyde. He has authored or coauthored more than 70 academic journal and conference publications. He is currently leading industrially funded research in the field of power electronics for high-voltage direct-current (HVDC) applications and is co-investigator on research programs in the fields of photovoltaic systems and the interface of renewable energy to HVDC systems. His research interests include power electronics, electrical machines, and drives.


From 1994 to 2005, he was a member of academic staff at Heriot-Watt University. In 2005, he joined the University of Strathclyde, where he is currently a Professor with the Institute of Energy and Environment, specializing in power electronic systems. His research interests include the power electronics for high-power applications and the management of distributed energy resources.