
This version is available at https://strathprints.strath.ac.uk/58186/

Strathprints is designed to allow users to access the research output of the University of Strathclyde. Unless otherwise explicitly stated on the manuscript, Copyright © and Moral Rights for the papers on this site are retained by the individual authors and/or other copyright owners. Please check the manuscript for details of any other licences that may have been applied. You may not engage in further distribution of the material for any profitmaking activities or any commercial gain. You may freely distribute both the url (https://strathprints.strath.ac.uk/) and the content of this paper for research or private study, educational, or not-for-profit purposes without prior permission or charge.

Any correspondence concerning this service should be sent to the Strathprints administrator: strathprints@strath.ac.uk
Circuit for clamping bridge overvoltages in voltage-fed quasi-Z-source converter

J. Kitson and N. McNeill

Unlike the voltage source converter, the Z-source converter can boost as well as buck the input voltage. However, the presence of physically large components in the impedance network introduces large parasitic inductances into power device commutation paths. This leads to consequent overvoltages at power device turn-off. A simple circuit for addressing this is presented. Practical results are given for a voltage-fed quasi-Z-source inverter with discontinuous input current.

Introduction: Unlike the traditional voltage source converter, the Z-source converter [1] can boost, as well as buck, the input voltage. This can be useful in automotive [2] and renewable energy [3] applications. Fig. 1 shows a voltage-fed quasi-Z-source inverter with discontinuous input current (or ‘Series’ Z-source inverter) [4].

![Fig. 1 Voltage-fed quasi-Z-source inverter with discontinuous input current](image1)

Device turn-off: At device turn-off, it is desirable that the self-inductance of the loop highlighted in Fig. 2 is minimised. If it is not, a high turn-off voltage occurs at point ‘X’ at the bridge voltage potential, \(v_{br}<f\), as the current flowing into that node is commutated. However, because of the likely large volume of the passive components, minimising stray inductances is difficult. Although stray inductance in series with \(L_1\) and \(L_2\) is not in itself problematic, the physical size of these components causes the loop area to be large.

![Fig. 2 Critical path with loop inductance in quasi-Z-source network](image2)

The power switch turn-off action may be made slower to reduce the voltage overshoot, but this increases turn-off losses. Alternatively, snubbers may be used [5]. Fig. 3 shows two variants. A disadvantage of the resistor capacitor diode (RCD) snubber is that its capacitance is charged and discharged once per cycle with losses. The soft clamp snubber does not discharge its capacitance to zero volts and also allows some recovery of energy. However, a difficulty with it in the Z-source converter is that the bridge voltage, \(v_{br}<f\), fluctuates continuously between zero and its peak value and as such is not suitable as a soft clamp for DC voltages. Snubber applications in related topologies such as the voltage-fed DC–AC Z-source inverter are addressed in [6, 7], and in a quasi-Z-source DC–DC converter in [8]. This Letter investigates an alternative approach for the Z-source inverter in Fig. 1.

Proposed arrangement: The components in the critical loop are replicated as shown in Fig. 4: referred to as a ‘local replicated network’ (‘LRN’) in this Letter. Auxiliary capacitances \(C_{1\text{aux}}\) and \(C_{2\text{aux}}\) are lower than \(C_1\) and \(C_2\) by a factor of 50,000 and \(C_{dc\text{aux}}\), lower than \(C_{dc}\) by 30,000; their consequent small physical sizes mean the loop is physically smaller. This provides a low-inductance route for current to divert into. Three low-current connections are made to nodes A–C. The absorption of overvoltage peaks charges the auxiliary capacitors. They then discharge directly into their larger equivalent capacitor: \(C_{1\text{aux}}\) discharges into \(C_1\), and similarly with \(C_{2\text{aux}}\) and \(C_{dc\text{aux}}\), respectively. Two or three diodes (\(D_{1\text{aux}}\,D_{2\text{aux}}\)) are connected in series to present a higher aggregate voltage drop across them than \(D_7\), the main Z-source network diode. Consequently, steady-state current preferentially flows through \(D_7\) to avoid excess losses in the LRN circuit.

![Fig. 3 Conventional snubber networks [5]](image3)

Experimental setup: The rig in Fig. 5 is a Z-source inverter (ZSI) corresponding to the circuit in Fig. 1. S1–6 are IKW20N60T co-packaged insulated gate bipolar transistors (IGBTs) and antiparallel diodes. \(D_7\) is a SCS220AEC silicon carbide Schottky diode. \(L_1 = L_2 = 460\ \mu H\). \(C_1 = C_2 = 235\ \mu F\) and each was formed with film capacitors in parallel. \(C_{dc} = 140\ \mu F\), also being formed with film capacitors in parallel. \(D_7\) is at a physical distance of \(\sim 166\) mm from the main bridge components, S1–6. Normally, this is problematic due to a corollary being the introduction of a high parasitic inductance into the loop highlighted in Fig. 2.

![Fig. 4 Quasi-Z-source inverter with proposed snubber](image4)

The proposed LRN snubber, Fig. 4, was compared with an RCD snubber, Fig. 3. In each case, the converter was operated with a continuous output power of \(\sim 1.5\ kW\), an input voltage, \(V_{dc}\), of 200 V and at a constant shoot-through duty cycle (\(D_s\)) command of 0.1. The bridge IGBTs and diodes (and thereby indirectly the snubbers) were force air cooled. The relevant snubber was fitted physically close to the bridge on the underside of the printed circuit board (PCB). Fig. 6 shows the LRN and RCD snubber components. Details for the LRN snubber are: \(C_{1\text{aux}} = C_{2\text{aux}} = C_{dc\text{aux}} = 4.7\ \mu F\), ceramic; \(D_{1\text{aux}} = D_{2\text{aux}} = D_{3\text{aux}} \)
Optimisation of the LRN snubber component values has not been attempted, but practical measurements have been presented. Further analysis of the snubber operation including a study of energy stored in the stray inductances in the connections made between the LRN components and the nodes A–C in the main impedance network, Fig. 4, forms future work in this area.

Conclusion: A snubber circuit has been presented for the voltage-fed quasi-Z-source inverter with discontinuous input current. The proposed arrangement provides overshoot suppression similar to the conventional RCD snubber, but with the advantages of much lower-power dissipation and without an increase in the peak bridge input voltage associated with RCD snubbers.

Acknowledgment: The authors gratefully acknowledge the financial support of the Engineering and Physical Sciences Research Council (http://www.epsrc.ac.uk grant EP/K035096/1).

This is an open access article published by the IET under the Creative Commons Attribution License (http://creativecommons.org/licenses/by/3.0/).

doi: 10.1049/el.2015.4164

One or more of the Figures in this Letter are available in colour online.

J. Kitson and N. McNeill (Electrical Energy Management Group, Department of Electrical and Electronic Engineering, University of Bristol, Bristol BS8 1TR, United Kingdom)

E-mail: n.mcneill@bristol.ac.uk

References