
This version is available at https://strathprints.strath.ac.uk/56741/

Strathprints is designed to allow users to access the research output of the University of Strathclyde. Unless otherwise explicitly stated on the manuscript, Copyright © and Moral Rights for the papers on this site are retained by the individual authors and/or other copyright owners. Please check the manuscript for details of any other licences that may have been applied. You may not engage in further distribution of the material for any profitmaking activities or any commercial gain. You may freely distribute both the url (https://strathprints.strath.ac.uk/) and the content of this paper for research or private study, educational, or not-for-profit purposes without prior permission or charge.

Any correspondence concerning this service should be sent to the Strathprints administrator: strathprints@strath.ac.uk
Central-Tapped Node Linked Modular Fault Tolerance Topology for SRM Applications

Yihua Hu, Member IEEE, Chun Gan, Student Member, IEEE, Wenping Cao, Senior Member, IEEE, Wuhua Li, Member IEEE, Stephen Finney

Abstract - Electric vehicles (EVs) and hybrid electric vehicles (HEVs) can reduce greenhouse gas emissions while switched reluctance motor (SRM) is one of the promising motor for such applications. This paper presents a novel SRM fault diagnosis and fault tolerance operation solution. Based on the traditional asymmetric half-bridge topology for SRM driving, the central tapped winding of SRM in modular half bridge configuration are introduced to provide fault diagnosis and fault tolerance functions, which are set idle in normal conditions. The fault diagnosis can be achieved by detecting the characteristic of the excitation and demagnetization currents. A SRM fault tolerance operation strategy is also realized by the proposed topology, which compensates for the missing phase torque under the open-circuit fault, and reduces the unbalanced phase current under the short-circuit fault due to the uncontrolled faulty phase. Furthermore, the current sensor placement strategy is also discussed to give two placement methods for low cost or modular structure. Simulation results in Matlab/Simulink and experiments on a 750W SRM validate the effectiveness of the proposed strategy, which may have significant implications and improve the reliability of EVs/HEVs.

Index Terms –Central tapped node, electric vehicles, fault diagnosis, fault tolerance, SRM, traction drives.

NOMENCLATURE

<table>
<thead>
<tr>
<th>Symbol</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>$D$</td>
<td>PWM duty-cycle</td>
</tr>
<tr>
<td>$i_a$, $i_b$, $i_c$</td>
<td>Currents for phases A, B and C</td>
</tr>
<tr>
<td>$i_{max}$</td>
<td>Phase current peak when faulted</td>
</tr>
<tr>
<td>$i_{max}$</td>
<td>Phase current peak when normal</td>
</tr>
<tr>
<td>$\Delta i$</td>
<td>Hysteresis window</td>
</tr>
<tr>
<td>$N_r$</td>
<td>Rotor poles</td>
</tr>
<tr>
<td>$K_{L}$</td>
<td>Inductance slope when normal</td>
</tr>
<tr>
<td>$K_{L}'$</td>
<td>Current slope when normal</td>
</tr>
<tr>
<td>$K_{L''}$</td>
<td>Inductance slope when faulted</td>
</tr>
<tr>
<td>$K_i$</td>
<td>Current slope when faulted</td>
</tr>
<tr>
<td>$L_{min}$</td>
<td>Minimum of the phase inductance</td>
</tr>
<tr>
<td>$L_{max}$</td>
<td>Maximum of the phase inductance</td>
</tr>
<tr>
<td>$T^*$</td>
<td>Given load torque</td>
</tr>
</tbody>
</table>

\begin{align*}
T & \quad \text{Instantaneous torque} \\
T_{av} & \quad \text{Average electromagnetic torque of one phase when normal} \\
T_{av}' & \quad \text{Average electromagnetic torque of one phase when faulted} \\
U_{in} & \quad \text{Bus voltage} \\
\omega_{in} & \quad \text{Angular velocity} \\
\theta_{on} & \quad \text{Turn-on angles} \\
\theta_{off} & \quad \text{Turn-off angles}
\end{align*}

I. INTRODUCTION

Currently, electric vehicles (EVs) and hybrid electric vehicles (HEVs) provide a low-pollution and high-efficiency solution to the depletion of fossil fuels and environmental problems, and thus are under wide development across the world [1], [2]. Switched reluctance motors (SRMs) are becoming a mature technology for EV/HEV applications and are also considered to have commercial potentials for massive global markets due to their non-reliance on rare earth materials and a wide torque-speed range, in addition to their robust mechanical structure, low cost and high efficiency [3]-[7]. For EV/HEV applications, high reliability and fault tolerance is critically important as they involve human lives.

The SRM drive system is mainly composed by two parts: power electronics and motors [8]. For EV/HEV applications, the switching devices are prone to failure, especially in harsh environments such as vehicular conditions [9]. Based on the widely used asymmetrical half-bridge drive topology, the power electronics faulty conditions such as short-circuits and open-circuits are studied in [10]-[16]. In [11], the bus current is employed to distinguish open-circuit faults and short-circuit faults in power electronics converters. In [12], two on-line fault diagnosis methods based on analysis of bus current or freewheeling current are developed to distinguish short-circuits and open-circuits. In [13], the switching device fault diagnosis including open-circuit and short-circuit is achieved by analysis of phase current without additional hardware investment. The FFT algorithm is also introduced to analyze the power converter supply current of phase absence fault in [14]. A method to predict the SRM drive performance under normal and fault operating conditions is proposed in [15], which uses a genetic algorithm based artificial neural networks, showing a fast and accurate prediction. In [16], a fuzzy inference system is employed to characterize the SRM drives under normal and
fault operations. The other research field is motor fault diagnosis. The winding short-circuit and open-circuit are the common faults in electric machines [17]. Pole short and few turns short of phase winding are discussed in [18]. In [19], injecting high-frequency diagnostic pulses to the motor windings is proposed to locate faulty phase and categorise the fault type.

In order to improve the SRM fault tolerance ability, hardware and software can be employed to achieve fault tolerance operation. For fault tolerance control, artificial neural network, genetic algorithms, and the time dynamic models are developed for normal and abnormal condition control of SRM [20]. Fuzzy controller without a model is proposed in [21] to improve the faulty performance of SRM. For hardware improvement, multi-phase SRM is developed to improve fault tolerance [22], [23]. The axial-flux configuration based, five-phase SRM is developed for EV application [23]. In order to improve the reliability of the SRM driving system, dual-channel SRM is developed and fault tolerance strategy is also discussed in [24]. Modular stator SRM is proposed in [25], which is convenient for replacing the fault winding. In [26], a double-layer-per-phase isolated SRM is also investigated which can not only improve the fault-tolerant capability, but also achieve higher torque and low noise. Furthermore, segmental stator SRM with modular construction is proposed for fault tolerance application [27]. In [28], two extra switching devices are added in the traditional asymmetric half bridge topology for an 8/6 SRM drive system to decrease the impact of a fault. However, the proposed fault tolerance topology is without module structure and only accustoms limited fault condition. A decentralized phase driving topology is developed in [29] to make full use of independence of phase windings; while a lot of half asymmetric modular. In the absence of position sensors, a fault tolerance control strategy is proposed in [30] to deal with the absent phase operation. In [31], a fault tolerance scheme is proposed for the SRM drive that driven by a three-phase bridge inverter when the phase windings are connected in star. The fault characteristics of the SRM drive under short and open circuit fault operations are analyzed in details in [32], and a fault tolerant control method is presented. However, the phase absence operation in open circuit condition, and setting the turn-off angle advanced in short circuit condition still causes a large torque ripples.

Although hardware and software fault tolerance have been developed, the hardware changes the driving topology of SRM or design the new structure of SRM that limits the wide application. Furthermore, by software, the fault diagnosis and fault tolerance operation can be achieved without changing the traditional SRM drive topology; but the fault diagnosis method is complex and fault tolerance can be realized in limited fault condition. So, we need the fault diagnosis and fault tolerance strategy is equipped with the following characteristics:

1. No/little change to the traditional SRM drive topology;
2. Easy fault diagnosis and fault tolerance operation at extreme fault conditions;
3. Modular structure and convenient for industrial applications.

In this paper, in order to satisfy the mentioned requirements, a new modular fault tolerance topology is proposed on the basis of the traditional SRM driving topology; and the corresponding fault diagnosis and fault tolerance schemes are proposed by trade-off hardware and software. The paper is organized as follows: Section II describes the proposed fault tolerance topology, and fault diagnosis method. Section III builds the mathematical model of SRM under fault tolerance condition and gives the fault tolerance control strategy. Section IV discusses the current sensors placement. Section V presents experimental results and their analysis, followed by the conclusions in Section VI.

II. FAULT DIAGNOSIS TOPOLOGY AND STRATEGY

New techniques are developed to improve the system performance under various faults, including switching device faults, phase winding and short-circuit faults. The fault tolerant strategy is to make changes to hardware as little as possible on the basis of the traditional SRM topology.

A. Proposed Fault Tolerance Topology

Traditionally, the SRM phase windings are composed of an even number of series connected windings, as shown in Fig.1. Thus, central-tapped windings are formed which can be easily designed in 8/6 or 12/8 SRM. Fig.2 shows the traditional 12/8 SRM winding connection, in which \( L_{a1}, L_{a2}, L_{a3}, \) and \( L_{ad} \) represent for four windings of one SRM phase; the central tapped node A of phase \( L_a \) is developed as shown in Fig.2. One phase of SRM drive circuit is composed by traditional asymmetrical half-bridge topology and phase winding; the whole circuit can be divided into two parts: left part and right part; each part has the same components, including diode, switching device and phase winding. The two parts have the characteristics of axial symmetry that can be employed in fault tolerance operation. When the central tapped node is connected with positive node of power supply source, the left part of the converter is bypassed that can block the left part fault. The same method, when the central tapped node A is connected with negative node of power supply source, the right part of the converter is bypassed that can block the fault from right part.

![Fig. 1. Basic winding structure of SRM.](image)

![Fig. 2. Central-tapped winding of a 12/8 SRM.](image)
On the basis of the central tapped node and axial symmetry characteristics of the traditional drive topology, the proposed fault tolerance topology is presented in Fig. 4. Fig. 4(a) is the main driving topology composed by main topology (traditional asymmetrical half bridge) as Fig. 4(b), and fault tolerance module as Fig. 4(c). The fault tolerance module is the traditional three-phase half-bridge modular. The half-bridge central nodes are connected with central tapped node of phase windings, which are A, B and C respectively. Three-phase half-bridge is employed to approach fault tolerance operation. The proposed topology has the characteristics of modular structure; on the base of traditional asymmetrical half-bridge topology, only one three-phase bridge modular is needed. The basic structure of SRM is almost not changed. In normal conditions, the proposed topology works as traditional asymmetrical half bridge topology; the fault tolerance module is in idle condition that makes the proposed converter has the same efficiency as the traditional asymmetrical half bridge topology. The fault tolerance module works only at fault condition.

C. Fault Tolerance Operation under Open-Circuit Fault Conditions

When a faulty part is identified in the faulty phase, the fault tolerance module and main topology combines new topology for faulty phase converter. If the left part of one phase converter is in fault condition, in the fault tolerance topology, the left part of one phase converter, including the switching device $S_0$, diode $D_0$ and phase winding $L_{a12}$, is shorted by half-bridge $S_{A1}$ and $S_{A2}$ to block faulty part. Fig. 6(a) is the typical example of $S_0$ under open-circuit condition. When open-circuit fault occurs, the half-bridge $S_{A1}$ and $S_{A2}$ is activated to combine with right part converter to form a new fault tolerance topology. In the new formed fault tolerance operation topology, when $S_{A1}$ and $S_1$ conduct, the excitation circuit is shown in Fig. 6(b). Fig. 6(c) presents the energy recycling mode, in which the winding voltage is $-U_{in}$ to speed up winding demagnetization. Fig. 6(d) shows the freewheeling conduction mode, in which the winding voltage is 0. The working modes of the fault tolerance converter are the same as a traditional converter, except only a half phase winding taking part in working.
The same fault tolerance operation can be achieved, when $D_0$ or $L_{a12}$ is faulty. When the right part of one phase converter is under open-circuit fault condition, the left part of one phase converter and fault tolerance module can combined to form a new fault tolerance topology, the same method as Fig. 6.

### D. Switching Device and Phase Winding Short-Circuit Fault Diagnosis

When switching device $S_0$ is short-circuited, the only freewheeling mode is illustrated in Fig. 7 (a); when the short-circuit fault of switching device $S_1$ occurs, the only freewheeling mode is illustrated in Fig. 7 (b); Both in Fig. 7 (a) and (b) fault condition, the corresponding phase current is always over zero that can be employed in short-circuit fault diagnosis.

When a short-circuit fault is detected, the next step is to locate which switching devices is under fault condition. For example, if $S_0$ has a short-circuit fault, $S_{A1}$ is enabled by giving drive signals to replace $S_0$. The right part of converter and half-bridge compose a new asymmetrical half bridge. In the right part asymmetrical half-bridge, if the freewheeling current can decrease to zero; the faulty part can be located in $S_{A1}$; the right part converter and half bridge can form a new converter to achieve fault tolerance operation that is the same as open-circuit. The diagnosis flowchart of the short-circuit fault is shown in Fig. 7(c).

The left part of the converter and half-bridge compose a new asymmetrical half-bridge. In the left part asymmetrical half-bridge, if the freewheeling current can decrease to zero; the faulty part can be located in $S_{1}$; the left part converter and half-bridge can form a new converter to achieve fault tolerance operation that is the same as open-circuit.

For instance, when the switching device $S_0$ is short-circuited, the half-bridge arm and right part converter form new topology. In order to block the faulty part, switching devices $S_1$ is employed as chopping devices. In excitation and freewheeling state, due to $S_{A1}$ conducting, the both sides of phase winding $L_{a12}$ share the same electric potential that prevent the current forming in $L_{a12}$; in energy recycle mode, there is no current loop for $L_{a12}$. Therefore, in the three basic working states, there is no current in phase winding $L_{a12}$, as presented in Fig. 8 (a)–(c), which proofs left part converter is blocked. Similarly, when switching device $S_1$ is in short-circuit condition; in order to block the right part converter, $S_0$ is employed as chopping switching device.

Inner turn short-circuit faults are also the faults to cause the decreasing of phase inductance; but the faulty phase still can operate. The proposed fault tolerance strategy also can bypass the short-circuited part to stop it from propagating.
III. FAULT TOLERANCE OPERATION CONTROL STRATEGY

After locating a fault part, the corresponding fault tolerance control strategy is needed to deal with the faulty condition, as described in the following section.

A. Control Schemes for SR Drives

Broadly speaking, there are mainly two methods: current chopping control (CCC) and voltage-PWM control, while many variations exist on the two basic schemes. The drive circuit is assumed to be the same for both schemes. A closed-loop, speed-controlled SRM drive with voltage-PWM regulation scheme and current regulation scheme are shown in Fig. 9. The speed error is processed through a speed controller, such as a proportional integral (PI) controller. The motor speed is obtained from a speed calculator using an encoder to detect the rotor position. The turn-on and turn-off angles are determined by the position detector to control the phase commutation. However, for the system safety, the fault protection part is provided to deal with the drive failure, such as IGBT faults and phase winding faults in the converter.

In SRM driving, the switching sequence is decided by phase conduction sequence. The phase conduction sequence of the SRM adopts a six-step mode as phases A-AB-B-BC-C-CA, as shown in Fig. 9 (a). In Fig. 9(b), the phase voltage is the control issue, which is addressed by a voltage controller. The PWM duty-cycle is regulated by a PWM generator according to the instantaneous speed, without current regulation. The current waveform has its natural shape at all speeds, as though the supply voltage is chopped down to the value DUin with a duty-cycle D. In Fig. 9 (c), the phase current is the control issue, which is regulated by a current controller. The instantaneous phase currents, \( i \), are measured using the current sensors installed in the phase windings, and fed back to the threshold logic. The current command is added and subtracted from the threshold logic with a hysteresis window, \( \Delta i \), to obtain the \( i_{\text{max}} \) and \( i_{\text{min}} \) that determine the switching state of the phase in each turn-on region.

\[
K_L = \frac{L_{\text{max}} - L_{\text{min}}}{\theta_3 - \theta_2}
\]  

where \( L_{\text{min}} \) and \( L_{\text{max}} \) are the minimum and maximum of the phase inductance, and \( \theta_2 \) and \( \theta_3 \) are the corresponding rotor position.

In the region of \( \theta_{\text{on}} \leq \theta < \theta_2 \), the phase current is expressed as

\[
i(\theta) = \frac{U_{\text{in}}}{\omega_r} \frac{\theta - \theta_{\text{on}}}{L_{\text{min}}}
\]  

where \( U_{\text{in}} \) is the bus voltage, and \( \omega_r \) is the angular velocity. In this region, the phase current goes up quickly, following the current slope factor \( K_i \), given by

![Diagram of current regulation control system](image-url)

(c) Diagram of current regulation control system

Fig. 9. SRM control strategy

B. Characteristics of the Drive under the Fault Tolerance Condition

Fig. 10 shows the relationship between phase current and phase inductance. As illustrated in the figure, \( \theta_{\text{on}} \) and \( \theta_{\text{off}} \) are the turn-on and turn-off angles, respectively, \( i_1 \) and \( L_1 \) are the phase current and phase inductance under the normal conditions, \( i_2 \) and \( L_2 \) are under the fault tolerance conditions, and \( i_4 \) and \( i_5 \) are the phase currents when the turn-on angle is set lagging behind. Fig. 10 (a) shows the phase current and phase inductance in the fault tolerance operation with a half phase winding, compared to a normal operation; Fig. 10 (b) shows the phase current operates in fault tolerance conditions when the turn-on angle is set lagging behind.

![Diagram of voltage-PWM control system](image-url)

(a) Fault tolerance operation with a half phase winding

(b) Turn-on angle lagging behind

Fig. 10. Relationship between the phase current and phase inductance.

The phase inductance slope factor in the inductance ascending region is expressed as

\[
K_L = \frac{L_{\text{max}} - L_{\text{min}}}{\theta_3 - \theta_2}
\]  

where \( L_{\text{min}} \) and \( L_{\text{max}} \) are the minimum and maximum of the phase inductance, and \( \theta_2 \) and \( \theta_3 \) are the corresponding rotor position.
In the region of $\theta_2 \leq \theta < \theta_{on}$, the phase current is expressed as
\[ i(\theta) = \frac{U_{in}}{\omega_r L_{\min} + K_L (\theta - \theta_2)} \]

The peak value of the phase current is at the position $\theta = \theta_2$, which is given by
\[ i_{max} = \frac{U_{in}}{\omega_r} \frac{\theta_2 - \theta_{on}}{L_{\min}} \]

The average electromagnetic torque of one phase is given by
\[ T_{av} = \frac{N_s U_{in}^2}{2\pi} \left( \theta_{off} - \theta_2 \right) \left( \frac{\theta_2 - \theta_{on}}{L_{\min}} - \frac{\theta_{off} - \theta_2}{2 L_{\max} - L_{\min}} \right) \]

where $L_{\min}$ and $L_{\max}$ are the minimum and maximum of the faulty phase inductance.

In the region of $\theta_{on} \leq \theta < \theta_2$, the phase current slope in fault-tolerant operation is as follows
\[ K_l' = \frac{1}{2} \frac{L_{\max} - L_{\min}}{\beta} = \frac{1}{2} K_L \]

The peak value of the phase current at the position $\theta = \theta_2$, in fault-tolerant operation, is
\[ i_{max}' = \frac{U_{in}}{\omega_r} \frac{\theta_2 - \theta_{on}}{L_{\min}^2} \]

The average electromagnetic torque of the failure phase is given by
\[ T_{av}' = \frac{N_s U_{in}^2}{2\pi} \left( \theta_{off} - \theta_2 \right) \left( \frac{\theta_2 - \theta_{on}}{L_{\min}} - \frac{\theta_{off} - \theta_2}{2 L_{\max} - L_{\min}} \right) = 2T_{av} \]

According to Eqs (10) and (11), the peak value of the phase current, and the average electromagnetic torque of the failure phase are double of the normal value when working in fault-tolerant operation. However, in a closed-loop system, the total average electromagnetic torque is the same as that in the normal state, due to a constant load.

When an open-circuit fault of the drive happens, conventionally, the system still works in the phase absence operation to ensure the continued working ability in a closed-loop system. However, the currents of other normal phases will be larger than the previous one to compensate the torque output, due to the adjustment of the speed controller. The unbalanced phase current increases the torque ripple and the load capacity also is reduced considerably. When the short-circuit fault of the drive happens, the demagnetization current cannot decrease to zero due to a zero-voltage loop, which causes phase current more unbalanced and obviously increases the torque ripple.

Considering the proposed fault tolerance scheme in the CCC system, a half of the failure phase still can be put into use to ensure the torque output. Since the phase current is the control target, it will be regulated to the same reference compared to the normal one, even though a half of the failure phase is removed. In voltage-PWM control strategy, the phase voltage is the control target. The imposed voltage on each phase is the same, no matter the phase winding works in a whole part or half part. In order to reduce the unbalanced phase current further in voltage-PWM system, the turn-on angle of the failure phase can be adjusted lagging behind to reduce the increased phase current in the failure winding, as illustrated in Fig. 10 (b). Hence, the proposed drive topology can be used to compensate the current and torque, and reduce the torque ripple to improve the drive performance in fault conditions.

C. Comparison of the Proposed Fault Tolerance Operation with Other Strategies

In the traditional fault tolerance strategy, the defective-phase-operation also can be achieved. In a worse fault condition, such as all upper switching devices ($S_0$, $S_2$, $S_4$) are broken, the SRM cannot work. By the proposed fault tolerance strategy, the topology still can operate under extreme faulty conditions. The proposed topology can support one of switching devices in each phase converter under fault condition.

In extreme faulty operation condition, only one switching of main driving topology is healthy. The proposed fault tolerance strategy still can sustain the SRM operation. As the illustrated in Fig. 11, only left part of phase $L_{c_2}$ converter is healthy; the $S_0$, $S_{a_1}$, $S_{a_2}$ and $D_p$ compose a new topology that can maintain operation of SRM under light load condition.
TABLE 1 THE PROPOSED FAULT TOLERANCE TOPOLOGY COMPAREING WITH OTHER FAULT TOLERANCE METHODS

<table>
<thead>
<tr>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td></td>
<td>Traditional SRM</td>
<td>Special design</td>
<td>SRM</td>
</tr>
<tr>
<td>Fault diagnosis</td>
<td>Easy</td>
<td>Complicated</td>
<td>N/A</td>
<td>Easy</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>Achievable without phase absence</td>
<td>Achievable without phase absence</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>Achievable with phase absence</td>
<td>Achievable with phase absence</td>
</tr>
<tr>
<td>Modular structure</td>
<td>Yes</td>
<td></td>
<td>Achievable</td>
<td>Achievable</td>
</tr>
<tr>
<td>Cost</td>
<td>Medium</td>
<td>Low</td>
<td>Achievable</td>
<td>Achievable</td>
</tr>
<tr>
<td>Operation at extreme faults</td>
<td>Achievable</td>
<td>No</td>
<td>Achievable</td>
<td>No</td>
</tr>
</tbody>
</table>

D. Design Procedure

There are three basic steps in the system design procedure.

(1) Developing key parameters and application specifications, including rated power, torque, supply voltage, rated speed, speed range and efficiency, design switched reluctance motor [3].

(2) Building SRM simulation models in Ansoft to check the electromagnetic performance, and optimizing key parameters.

(3) Converter design in relation to SRM working condition. By building SRM models and converter models in Matlab/Simulink, The starting, braking, rated power operation and over power operation are simulated to support for switching device selection. The fault tolerance topology chooses the same switching devices with the main driving topology.

IV. PHASE CURRENT SENSOR PLACEMENT STRATEGY

The phase current is the main source of information for fault diagnosis and fault tolerance operation. In the proposed fault tolerance topology, the current sensor placement strategy is studied considering the cost and modular structure.

A. Single Current Sensor Placement Strategy

Current sensors are expensive and need extra A/D channels to transfer analog signal to digital signals for controller so that the system cost is increased. The single current sensor is one of the best choices. Traditional current sensor strategy is illustrated in Fig. 12; there are four candidate placement positions, but none of them can give the phase current signal both under left part and right part phase converter fault condition.

Fig. 13 (a) is the proposed single current sensor placement strategy. The number of turns in both sides from the point A is the same. In normal condition, there is no current passing point A, as shown in Fig. 13 (b). The current sensor output is the sum of \(i_{La12}\) and \(i_{La34}\). When right part of phase converter is fault, by the fault tolerance operation, the right part is shorted by the half bridge switching devices; the output of current sensor is \(i_{La12}\), as shown in Fig. 13 (c). When left part of phase converter is fault, by the fault tolerance operation, the left part is shorted by the half bridge switching devices; the output of current sensor is \(i_{La34}\), as illustrated in Fig. 13 (d). The output of current sensor signal magnification times is only half the normal condition. Compared with the traditional sensor placement strategy, the proposed method can give the phase current information at fault tolerance operation condition.

B. Dual Current Sensor Placement Strategy

Fig. 12 shows the current placement strategy. Although the number of current sensors is decreased, the output of sensor signal magnification times is also changed when fault occurs that may be inconvenient for controller. Furthermore, the Fig. 13 strategy does not have the characteristics of modulation.

Dual sensors can give the separate signals of both left part and right part of phase winding current. Fig. 14 (a) is the basic structure of dual current placement strategy. On the whole structure, Fig. 14 (a) does not have the characteristics of modular. Because current commercial drive mode for SRM has combined one current sensor for each phase and half bridge drive topology as the standard configuration. Fig. 14 (b) gives another solution. The current placement strategy in main drive topology is the same as usual; the other current sensor is in fault tolerance part. In a normal condition, the current sensors \(CS_A\), \(CS_B\) and \(CS_C\) give the phase current information. When fault occurs, the current sensors \(CS_{A1}\), \(CS_{B1}\) and \(CS_{C1}\) give the phase current information in fault tolerance operation. Because the main drive topology and its current sensor compose a relative independent system; the fault tolerance topology and its corresponding current sensors also have relative independence. Due to the modular and independence characteristics, the proposed fault tolerance strategy can be used in the current SRM system without any hardware change.
In order to validate the proposed fault tolerance topology, a 750W 12/8 SRM is employed to be modeled in the Matlab/Simulation. The SRM control system is developed in Matlab/Simulink, as shown in Fig. 15. The rotor position is obtained by a position calculator from the angular velocity. The converter is built by using the models in the SimPowerSystems. The velocity is calculated according to the total torque exporting from the phase model and the load torque. The switching controller is used to give the gate signals according to the given speed, instantaneous speed, turn-on angle and turn-off angle. Every phase current and torque can be observed directly in different simulation conditions.

### TABLE II: MOTOR PARAMETERS

<table>
<thead>
<tr>
<th>Parameters</th>
<th>Value</th>
</tr>
</thead>
<tbody>
<tr>
<td>Phase number</td>
<td>3</td>
</tr>
<tr>
<td>Stator poles</td>
<td>12</td>
</tr>
<tr>
<td>Rotor poles</td>
<td>8</td>
</tr>
<tr>
<td>Rated speed (r/min)</td>
<td>1500</td>
</tr>
<tr>
<td>Rated power (W)</td>
<td>750</td>
</tr>
<tr>
<td>Phase resistor (Ω)</td>
<td>3.01</td>
</tr>
<tr>
<td>Minimum phase inductance (mH)</td>
<td>27.2</td>
</tr>
<tr>
<td>Maximum phase inductance (mH)</td>
<td>256.7</td>
</tr>
<tr>
<td>Rotor outer diameter (mm)</td>
<td>55</td>
</tr>
<tr>
<td>Rotor inner diameter (mm)</td>
<td>30</td>
</tr>
<tr>
<td>Stator outer diameter (mm)</td>
<td>102.5</td>
</tr>
<tr>
<td>Stator inner diameter (mm)</td>
<td>55.5</td>
</tr>
<tr>
<td>Core length (mm)</td>
<td>80</td>
</tr>
<tr>
<td>Stator arc angle (deg)</td>
<td>14</td>
</tr>
<tr>
<td>Rotor arc angle (deg)</td>
<td>16</td>
</tr>
</tbody>
</table>

Fig. 16 shows the voltage-PWM control mode at 500 r/min under normal and fault conditions, respectively. The turn-on angle is set to 0° and the turn-off angle to 20°. The load torque is set to 1 N·m. In the simulation results, $i_a$, $i_b$, and $i_c$ represent for phase A, B, and C current, respectively. $T$ and $T^*$ represent for the instantaneous torque and given load torque, respectively. When the drive operates in the normal state, the three phase currents have the same shape with 15° phase-shift compare to each other, and the total torque is the sum of three phase torque, as shown in Fig. 16 (a). Due to the independence of each phase leg, the fault phase will not affect the other normal phase. For example of phase A, when an open-fault happens, phase A current declines to zero, and the torque is only the sum of phase B and C torque. In a closed-loop system, when the open-fault happens, the other two phase currents are excited to be larger than the previous one by increasing the PWM duty-cycle, to compensate the absent phase torque. However, the torque ripple gets larger than that in normal conditions, as shown in Fig. 16 (b). When a short-fault happens in upper-switch of phase A, the phase voltage cannot be regulated in phase turn-on region, and the demagnetization current also cannot flow to power supply in the phase turn-off region, as shown in Fig. 16 (c). In this fault state, phase A current is obviously larger than the normal phase, causing the torque ripple.
conduction region are double of the normal value, based on the analysis above. Despite using the fault tolerant topology, the torque ripple and unbalanced degree of phase current are still large. In order to reduce them effectively, a fault tolerant scheme that lagging the turn-on angle of the fault phase is carried out, as shown in Fig. 17 (b). The turn-on angle is set to 5° for phase A, and the torque ripple is clearly reduced compared to Fig. 17 (a).

Fig. 17. Simulation results of voltage-PWM control mode with fault tolerance topology under fault conditions.

(a) Turn-on angle is 0° for phase A  (b) Turn-on angle is 5° for phase A

Fig. 18 shows the current regulation control mode under normal and faulty conditions, respectively. As shown in Fig. 18 (a), the torque ripple is smaller than that of voltage-PWM control mode in normal condition. The results under open and short-fault conditions are similar to the voltage-PWM control mode, as shown in Fig. 18 (b) and (c). Fig. 19 shows the fault tolerance results in current regulation control mode at 500 r/min. In current regulation control system, phase current is the control target, and it is regulated to the same reference compared to the normal one. The only differences are the current slope. The torque ripple is effectively reduced to the normal one compared to Fig. 18 (a), if the fault tolerance topology is adopted.

Fig. 18. Simulation results of current regulation control mode with fault tolerance topology under fault conditions.

To verify the effectiveness of the propose scheme experimentally, an experimental rig for testing a 750 W SRM prototype is set up, as shown in Fig. 20(a). Photographs of the employed current sensors are shown in Fig. 20(b). Two air switches are adopted to emulate open-circuit and short-circuit faults, as shown in Fig. 20(c), where \( J_1 \) is used to achieve an open circuit fault and \( J_2 \), a short circuit fault. The main motor parameters are illustrated TABLE II. Fig. 20(d) shows the fault tolerance control system diagram with the closed-loop speed regulation capability. As illustrated in the figure, a PI controller is used to regulate the motor speed, and the proportional gain and integral gain are 0.05 and 0.5, respectively. The current controller and voltage controller are utilized to generate the drive signals to control the motor drive in different operation modes. The position detector and speed calculator are used to give the instantaneous speed for feedback control. The current sampling and fault diagnosis schemes are employed to control the gate signals for the fault tolerance topology to operate under faulted conditions.

The type of the MOFESTs used is FDA59N30 from Fairchild Inc; and diodes are IDW75E60 from Infineon Technologies. Three current sensors (LA55Ps) are used to measure the phase currents. An incremental encoder with 1000 lines is used to measure the rotor position. A dSPACE 1006 control board is employed to implement the control scheme, with its control diagram shown in Fig. 21(a) and flowcharts in Fig. 21(b) and (c). A magnetic brake acts as the load with a torque of 1 N·m. The dc-link voltage is fixed to 48V. Two air switches are adopted to generate open-circuit and short-circuit faults. The torque observed in the oscilloscope is obtained online by using the real-time phase currents and rotor position to look up for the torque value in a 3-D torque table that includes the \( T-i-\theta \) characteristics [33], [34]. The torque data in the lookup table is measured by using a rotor clamping device when supplying different steady currents to the motor windings in a rotor position that changes step by step. The output torque in the experimental waveforms is observed though a D/A converter.

The turn-on and turn-off angles are set to 0° and 20°. In voltage-PWM control system with fault tolerance topology, the turn-on angle is set to 5° to improve the phase current balance for the fault tolerance performance when the short-fault occurs. Figs. 22-25 present the experimental results at 500 r/min, where \( i_a \), \( i_b \), and \( i_c \) are the phase currents for phase A, B and C, respectively; \( T' \) and \( T \) are the given load torque and instantaneous torque, which show a good agreement with the simulation results. Fig.22 presents the typical voltage-PWM control model waveforms of the SRM under normal,
open-circuit fault, and short-circuit fault conditions. In a normal condition, three phases have the same current amplitude and shape. In an open circuit faulty condition, there is no current in the faulty phase. In a short circuit faulty condition, the faulty phase current cannot decrease to zero. The experiment results have agreed well with the analytical study in Section II. Fig. 23 verifies the control strategy under fault condition. By controlling the turn-on angle of phase A, the output torque ripple can be decreased obviously. Fig. 24 shows the typical waveforms for the current regulation control model under normal, open fault, and short fault condition. In an open circuit faulty condition, there is no current in the faulty phase whilst in a short circuit faulty condition, as theory analysis, the fault phase current cannot decrease to zero. The experiment results also verify the theory analysis in Section II. Under these fault tolerance operation conditions, the faulty phase current and output torque with the proposed method can follow the reference values faithfully, as shown in Fig.25. This is also the case in reducing the torque ripple and the imbalance between phase currents for conventional converters with either open-circuit or short-circuits faults.

Fig. 20. Experimental setup and the control system.

(a) Experimental setup

(b) Details of the two current sensors placement methods

(c) Generation of faults by J₁ and J₂

(d) Diagram of the fault tolerance control system

Fig. 21. dSPACE control algorithm.

(a) Normal

(b) Open fault

(c) Short fault

Fig. 22. Experimental results of voltage-PWM control mode under normal and fault conditions.
(a) Turn-on angle is 0° for phase A  (b) Turn-on angle is 5° for phase A
Fig. 23. Experimental results of voltage-PWM control mode with fault tolerance topology under fault conditions.

(a) Normal                                         (b) Open fault
(c) Short fault
Fig. 24. Experimental results of current regulation control mode with fault tolerance topology under fault conditions.

Fig. 25. Experimental results of current regulation control mode with fault tolerance topology under fault conditions.

Fig. 26 shows the fault tolerance operation at 500 r/min and 5 N∙m load in CCC and PWM systems, respectively. The system can still operate with only a half phase winding at light load. Fig. 29 shows the fault tolerance operation with only a half phase winding during acceleration and load increasing. The speed still follows the given speed well no matter during acceleration and in steady state. However, in Fig. 29(b), when the load increases from 1 N∙m to 3 N∙m, the speed is reduced due to the insufficient load ability. Hence, in the extreme faulty conditions, the proposed fault tolerance scheme can still operate at light loads.

(a) PWM system                                            (b) CCC system
Fig. 28. Experimental results of fault tolerance operation with only a half phase winding in the extreme faulty condition at steady-state operation.

(a) Acceleration                                                   (b) Load increasing
Fig. 29. Experimental results of fault tolerance operation with only a half phase winding during acceleration and load increasing.

VI. CONCLUSION

In this paper, a central-tapped node linked modular fault tolerance topology is proposed for SRM-based EV applications, based on the axial symmetrical structure of the phase converter. The main contributions of this paper are: (i) a novel fault tolerance SRM topology is developed with a modular structure; (ii) fault diagnosis and the corresponding fault tolerance architecture are proposed to achieve convenient fault diagnosis and improve fault tolerance performance of the SRM; (iii) two current sensor placement strategies are also developed to achieve low cost and modular structure.

By combining the modular SRM fault tolerance structure with the central tapped node, the fault in the phase converter can be diagnosed easily; the faulty part can be blocked by the fault tolerance topology to achieve fault tolerance operation. Furthermore, the proposed system is in an idle condition when
the SRM drive is healthy. The modular topology can be added to the traditional SRM drives without much change to the circuitry. The proposed current sensor placement strategy offers a low-cost and modular solution to typical power switch faults. The developed technologies can be applied to high-reliability drive applications such as electric vehicles, ships and aerospace.

REFERENCES


Yihua Hu (M’13) received the B.S. degree in electrical motor drives in 2003, and the Ph.D. degree in power electronics and drives in 2011, both from China University of Mining and Technology, Jiangsu, China. Between 2011 and 2013, he was with the College of Electrical Engineering, Zhejiang University as a Postdoctoral Fellow. Between November 2012 and February 2013, he was an academic visiting scholar with the School of Electrical and Electronic Engineering, Newcastle University, Newcastle upon Tyne, UK. He is currently a research associate with the Department of Electronic & Electrical Engineering, University of...
Chun Gan (S’14) received B.S. and M.S. degrees in power electronics and drives from China University of Mining and Technology, Jiangsu, China, in 2009 and 2012, respectively. He is currently working toward Ph.D. degree in the College of Electrical Engineering, Zhejiang University, Hangzhou, China. His research interests include electrical motor drives, motor design, control with emphasis on switched reluctance motor sensorless technique, and optimization of the torque ripple and efficiency of the motor system.

Wenping Cao (M’05–SM’11) received the B.Eng. in electrical engineering from Beijing Jiaotong University, Beijing, China, in 1991, and the Ph.D. degree in electrical machines and drives from the University of Nottingham, Nottingham, U.K., in 2004. He is currently a Senior Lecturer with Queen’s University Belfast, Belfast, U.K. His research interests include thermal performance and fault analysis of electric machines, drives and power electronics. Dr. Cao is the recipient of the Best Paper Award at the LDIA’13 Conference. He serves as an Associate Editor for IEEE TRANSACTIONS ON INDUSTRY APPLICATIONS, IEEE Industry Applications Magazine, IET Power Electronics, and nine other International Journals. He is also a member of the Institution of Engineering and Technology and a Fellow of Higher Education Academy.

Wuhua Li (M’09) received the B.Sc. and Ph.D. degree in Applied Power Electronics and Electrical Engineering from Zhejiang University, Hangzhou, China, in 2002 and 2008, respectively. From September 2004 to March 2005, he was a Research Intern, and from January 2007 to June 2008, a Research Assistant in GE Global Research Center, Shanghai, China. From July 2008 to April 2010, he joined the College of Electrical Engineering, Zhejiang University as a Post doctor. In May 2010, he became a faculty member at Zhejiang University as a Lecturer. In December 2010, he was promoted as an Associate Professor. From July 2010 to September 2011, he was a Ryerson University Postdoctoral Fellow with the Department of Electrical and Computer Engineering, Ryerson University, Toronto, ON, Canada. His research interests include high efficiency power converters and renewable energy power conversion system. Dr. Li has published more than 100 peer-reviewed technical papers and holds over 20 issued/pending patents.

Due to his excellent teaching and research contributions, Dr. Li received the 2011 TOP TEN Excellent Young Staff Award and the 2012 Distinguished Young Scholar from Zhejiang University, the 2012 Outstanding Young Researcher Award from Zhejiang Province, the 2012 Delta Young Scholar from Delta Environmental & Educational Foundation and the 2012 National Outstanding Young Scholar. He received three Scientific and Technological Achievements Awards from Zhejiang Provincial Government and the State Educational Ministry of China in 2009 and 2011, respectively.

Stephen J. Finney received the M.Eng. degree from Loughborough University of Technology, Loughborough, U.K., in 1988 and the Ph.D. degree from Heriot-Watt University, Edinburgh, U.K., in 1995. For two years, he was with the Electricity Council Research Centre laboratories near Chester, U.K. He is currently a Professor with the University of Strathclyde, Glasgow, U.K. His areas of research interest are HVDC, MMC, renewable generation, and electrical vehicle.