Li, Rui and Xu, Lie and Yao, Liangzhong and Williams, Barry (2016) Active control of DC fault currents in DC solid-state transformers during ride-through operation of multi-terminal HVDC systems. IEEE Transactions on Energy Conversion. ISSN 0885-8969, http://dx.doi.org/10.1109/TEC.2016.2575139

This version is available at https://strathprints.strath.ac.uk/56594/

Strathprints is designed to allow users to access the research output of the University of Strathclyde. Unless otherwise explicitly stated on the manuscript, Copyright © and Moral Rights for the papers on this site are retained by the individual authors and/or other copyright owners. Please check the manuscript for details of any other licences that may have been applied. You may not engage in further distribution of the material for any profitmaking activities or any commercial gain. You may freely distribute both the url (https://strathprints.strath.ac.uk/) and the content of this paper for research or private study, educational, or not-for-profit purposes without prior permission or charge.

Any correspondence concerning this service should be sent to the Strathprints administrator: strathprints@strath.ac.uk

The Strathprints institutional repository (https://strathprints.strath.ac.uk) is a digital archive of University of Strathclyde research outputs. It has been developed to disseminate open access research outputs, expose data about those outputs, and enable the management and persistent access to Strathclyde's intellectual output.
Active Control of DC Fault Currents in DC Solid-State Transformers during Ride-Through Operation of Multi-Terminal HVDC Systems

Rui Li, Lie Xu, Senior Member, IEEE, Liangzhong Yao, Senior Member, IEEE, and Barry W. Williams

Abstract—When a pole-to-pole dc fault occurs in a multi-terminal HVDC system, it is desirable that the stations and dc solid-state transformers on healthy cables continue contributing to power transfer, rather than blocking. To reduce the fault current of a modular multilevel converter based dc solid-state transformer, active fault current control is proposed, where the dc and ac components of fault arm currents are regulated independently. By dynamically regulating the dc offset of the arm voltage rather than being set at half the rated dc voltage, the dc component in the fault current is reduced significantly. Additionally, reduced ac voltage operation of the dc solid-state transformer during the fault is proposed, where the ac voltage of transformer is actively limited in the controllable range of both converters in the transformer to effectively suppress the ac component of the fault current. The fault arm current peak and the energy absorbed by the surge arrester in the dc circuit breakers are reduced by 31.8% and 4.9% respectively, thereby lowering the capacities of switching devices and circuit breakers. Alternatively, with the same fault current level, the dc-link node inductance can be halved by using the proposed control, yielding lowered cost and volume. The novel active fault current control mechanism and the necessary control strategy are presented and simulation results confirm its feasibility.

Index Terms—Active fault current control, average model, dc fault protection, dc solid-state transformer, modular multilevel converter (MMC), multi-terminal HVDC system, ride-through operation.

I. INTRODUCTION

DC fault protection is an issue to be resolved for the development of modular multilevel converter (MMC) based HVDC transmission systems [1-4]. The dc circuit breakers (DCCBs), including mechanical DCCBs, solid-state DCCBs, and hybrid DCCBs, have the potential to isolate a dc fault and protect stations from damage. However, the response of conventional mechanical DCCBs is slow and converter semiconductors endure high current stress during the response time [5-7]. The solid-state DCCBs can rapidly isolate a fault but at high capital cost and significant on-state losses. Hybrid dc circuit breakers can clear a fault in milliseconds but have a large footprint and high capital cost [8, 9].

In [10], limiting reactors are series connected with the fast acting DCCBs (e.g. solid-state DCCBs, hybrid DCCBs) to limit the fault current di/dt and decrease the fault current peak. However, all the system stations are blocked during the fault to avoid overcurrents, causing shutdown of the entire multi-terminal HVDC system. The ride-through operation of a multi-terminal HVDC system is presented in [11, 12], where additional series dc inductors and slow DCCBs are used to limit the fault current increase rate and isolate the fault. For a dc fault applied at the dc-link node, the stations connected to the healthy branches of the HVDC system are far from the fault location so the fault has less influence.

Recently, the concept of the ‘dc solid-state transformer’ (DCT) has been proposed which uses active controlled power electronic components to optimize converter performance. By blocking all the converters of the dc solid-state transformer, dc faults can be isolated without significantly affecting the healthy system parts. Similar to the ac transformer, the dc solid-state transformer can adapt the dc voltage to any higher or lower voltage level. Due to the absence of common standards, current HVDC systems are built with different dc voltage levels [13-16]. Thus, the dc solid-state transformer appears the only approach to connect and interconnect existing HVDC links with different dc voltages. Additionally, the solid-state transformer can contribute to the power flow and dc voltage control which are required to operate the dc grid properly and efficiently. Moreover, the solid-state transformer can provide galvanic isolation for safety reasons and for the normal operation of converters connected in the multi-terminal HVDC system [9].

Solid-state transformers include the thyristor based solid-state transformer [17, 18], the dual-active bridge (DAB) transformer [19], and the MMC based transformer [20]. Due to extremely low switching losses and improved harmonic characteristics, the MMC based dc solid-state transformer is an attractive approach [21-23], so is considered in this paper. In [9], a terminal station with a different dc voltage rating is connected to the main HVDC link through a dc solid-state transformer. When a dc fault is applied at a dc cable, the solid-state transformer on the faulty cable can be blocked quickly to.

This work was supported by the EPSRC under Grants EP/K006428/1 and EP/K035096, and the NSFC under Grant 51261130484.
R. Li, L. Xu, and B.W. Williams are with the Department of Electronic & Electrical Engineering, University of Strathclyde, Glasgow, G1 1XW UK (e-mail: rui.li@strath.ac.uk, lie.xu@strath.ac.uk, b.w.williams@eee.strath.ac.uk).
L.Z. Yao is with China Electric Power Research Institute, Xiaoqing Road, Beijing, 100192, China (email: yaoliangzhong@epri.sgcc.com.cn).
isolate the fault from the healthy main HVDC link. Thus the stations on main HVDC link can be operated continuously. However, a fault on the main HVDC link is not considered.

The aim of this study is to use active control of the dc fault currents to reduce current stresses on solid-state transformer and DCCBs during ride-through operation of the healthy parts of a multi-terminal HVDC system under a dc fault. The paper is organized as follows. In Section II, the radial three-terminal HVDC system incorporating a solid-state front-to-front dc transformer is presented. The fault current of a dc solid-state transformer during ride-through operation is analyzed in Section III. In Section IV, novel active control of the fault current is proposed, where the dc and ac components of fault currents are regulated independently. The active fault current control is assessed in Section V, considering a pole-to-pole dc fault at the dc-link node of a three-terminal HVDC system. Finally Section VI draws the conclusions.

II. RADIAL THREE-TERMINAL HVDC SYSTEM INCORPORATING A DC SOLID-STATE TRANSFORMER

A. System Configuration

Fig. 1 shows the radial three-terminal HVDC system being studied, where dc inductances and DCCBs are at the both ends of Cables 1 and 2 and one end of Cable 3 (T1) to limit the fault current increase rate and isolate the fault. The other end of Cable 3 (O3) is connected to the dc-link node through a dc solid-state transformer to isolate the fault on Cable 3 from the main HVDC link and to match the dc voltage of station S3 (±300kV) to that of the main HVDC link (±400kV).

As shown in Fig. 2, the dc solid-state transformer is composed of two MMCs (MMC1 and MMC2) which are front-to-front connected through a three-phase ac transformer. Both MMCs in the dc transformer, as well as the stations S1, S2, and S3, employ the generic MMC topology with half-bridge (HB) submodules (SMs). The dc transformer operates with sinusoidal waveforms on the ac side for controllability and good harmonic characteristics, compared to the quasi two-level control in [9].

Stations S1 and S2 regulate the dc voltages of the dc network, while S2 injects rated active power P2 into ac grid G2. In the solid-state transformer, MMC1 regulates the ac voltage while MMC2 operates in an active power control mode and exports rated power P3 from the main dc-link to the ac side. A modified average model of the generic MMC is used for all the converters in Fig. 1 to reduce computation time and accelerate the simulation, as will be detailed in Section II C.

The parameter details of the test system are listed in Table I. The ac side voltages of the DCT are set to produce an approximate modulation index of 0.7, when sinusoidal modulation is used [24-26]. Each cable is modeled with 10 pi sections to simulate high frequency behavior during a fault and obtain satisfactory simulation accuracy [27, 28].

Fig. 1. Radial three-terminal HVDC transmission system using average models of half-bridge based MMCs, incorporating a solid-state front-to-front dc transformer.

Fig. 2. DC solid-state transformer based on the generic MMC topology with half-bridge submodules.
As the active fault current control to be proposed does not depend on the fundamental operating frequency of the dc transformer, the DCT MMCs are operated at 50Hz for simulation simplicity. With a higher operating frequency, for example, 500Hz, the SM capacitance, arm inductance, and three-phase ac transformer sizes can be reduced significantly, but at the expense of higher switching losses [29, 30].

![Diagram](image)

**Fig. 3.** Modified average model of generic MMC with half-bridge submodules.

The modified average model in Fig. 3 provides reliable representation of MMC behavior during dc fault ride-through operation. This is achieved with the typical SM capacitance requirement of 30-40kJ/MVA as suggested by ABB in [38], which yields a capacitor voltage ripple in the range of ±10%. Compared to the average model with only one equivalent capacitor is used in the MMC model. Thus the state equation that describes MMC behavior is significantly reduced, resulting in model inaccuracy [27].

But the modified average model adopted in this paper, Fig. 3, uses 6 capacitors for the MMC and can represent the MMC behavior accurately under various operating conditions, including a pole-to-pole dc fault. Its derivation is based on the average models presented in [34-37] and the reference voltage and current for the controllable voltage and current sources and the IGBT switching logic are detailed in [36, 37] and [34] respectively.

<table>
<thead>
<tr>
<th>TABLE I Nominal Parameters of Modeled Test System.</th>
</tr>
</thead>
<tbody>
<tr>
<td>PARAMETER</td>
</tr>
<tr>
<td>rated dc voltages of DCT MMC1 and station S1: Vdc1</td>
</tr>
<tr>
<td>rated dc voltages of DCT MMC2 and stations S1 &amp; S2: Vdc2</td>
</tr>
<tr>
<td>power rating of stations S1: P1</td>
</tr>
<tr>
<td>power rating of stations S2: P2</td>
</tr>
<tr>
<td>power rating of station S1 and MMC1 &amp; MMC2 in transformer: P3</td>
</tr>
<tr>
<td>SM number per arm of DCT MMC1 and station S1</td>
</tr>
<tr>
<td>SM number per arm of DCT MMC2 and stations S1 &amp; S2</td>
</tr>
<tr>
<td>SM capacitor voltage: Vc</td>
</tr>
<tr>
<td>SM capacitance of DCT MMC1 and station S1</td>
</tr>
<tr>
<td>SM capacitance of DCT MMC2</td>
</tr>
<tr>
<td>SM capacitance of stations S1</td>
</tr>
<tr>
<td>SM capacitance of stations S2</td>
</tr>
<tr>
<td>fundamental operating frequency of DCT</td>
</tr>
<tr>
<td>arm inductance</td>
</tr>
<tr>
<td>station terminal inductance</td>
</tr>
<tr>
<td>dc-link node inductance</td>
</tr>
<tr>
<td>pi section number in the dc cable</td>
</tr>
<tr>
<td>R, L, and C of dc cable</td>
</tr>
</tbody>
</table>

B. Consideration of DC Fault Ride-Through Operation

As the HB SMs do not have dc fault blocking capability, the high fault current flows through the SM freewheel diode, from the ac grid into the fault on the dc side, even if the MMC station is blocked. Thus, dc fault ride-through operation is a challenge for the development of HB based MMCs.

When a pole-to-pole dc fault occurs at Cable 3, MMC1 and MMC2 in the transformer are both blocked to isolate the fault from healthy stations S1 and S2. As the blocking time of IGBTs is only several microseconds, the fault can be rapidly isolated by the solid-state transformer. Thus, a fault at Cable 3 does not expose the ride-through operation of stations S1 and S2 to significant risk [9], and thus it is unnecessary to use the scheme to be proposed.

However, if a dc fault occurs at O2 as shown in Fig. 1, it is desirable that stations S1 and S3 continue operating without disrupting power transfer between S1 and S3 through the solid-state transformer. This requires that there are no overcurrents in S1, S3 and the solid-state transformer during the fault period, while the DCCBs isolate the fault from the rest of the dc network. If slow DCCBs with 10ms opening time are used [12, 31, 32], it is necessary to limit the fault current increase, especially in MMC1 of the transformer. As the fault is near MMC1, its SM capacitors are rapidly discharged through node inductors L42 and L03 (MMC2 cannot be blocked if dc fault ride-through is to be achieved) and high ac currents are likely due to the transformer ac voltages, via freewheel diodes. Thus the pole-to-pole dc fault at O2 is the most serious fault case for ride-through operation of S1, S3 and the solid-state transformer, thus is considered in this paper.

The arm current peak threshold is set at 2pu and the DCCBs are modeled with an opening time of 10ms, which is a typical time that can be achieved for the mechanical DCCBs [12, 31, 32].

C. Modified Average Model of Generic MMC

As MMCs typically use hundreds of SMs per arm in HVDC application, it is a burden to simulate the whole system using detailed switching models. To reduce computation time and accelerate the simulation, average models are used to evaluate MMC performance in normal operation and during a dc fault [33-35]. It is demonstrated in [33-35] that improved average models are applicable to pole-to-pole dc fault studies, with high accuracy.

However, the average model in [27] is only valid when the SM capacitance is large enough to maintain near constant SM capacitor voltage. One of the most important reasons is that only one equivalent capacitor is used in the MMC model. Thus the state equation that describes MMC behavior is significantly reduced, resulting in model inaccuracy [27].

But the modified average model adopted in this paper, Fig. 3, uses 6 capacitors for the MMC and can represent the MMC behavior accurately under various operating conditions, including a pole-to-pole dc fault. Its derivation is based on the average models presented in [34-37] and the reference voltage and current for the controllable voltage and current sources and the IGBT switching logic are detailed in [36, 37] and [34] respectively.
operation without compromising accuracy \(^{34, 35}\) and is adopted in this paper.

As only one capacitor \(C_{\text{arm}}\) is used per arm in Fig. 3, SM capacitor voltage balancing is not considered in the average model \(^{27, 34, 39, 40}\). By using a sorting algorithm, SM capacitor voltages during dc fault ride-through operation can be balanced in a detailed switching model \(^{41-43}\).

III. FAULT CURRENT ANALYSIS OF THE DC SOLID-STATE TRANSFORMER

This section discusses the current behavior of the dc solid-state transformer, with conventional control, during a pole-to-pole dc fault.

A. DC Component in the Fault Current with Conventional Control

When a dc fault is applied at a dc cable, the solid-state transformer connected on the healthy cable continues operating. The generated upper and lower arm voltages of the MMC in the transformer are

\[
v_{\text{u}} = v_{\text{ref}} + \frac{1}{2}V_{\text{dc}}
\]

\[
v_{\text{l}} = v_{\text{ref}} - \frac{1}{2}V_{\text{dc}}
\]

where \(v_{\text{ref}}\) is the reference ac voltage of the MMC in the transformer; \(V_{\text{dc}}\) is the rated dc voltage; and \(u\) and \(l\) refer to the upper and lower arms, respectively.

\[
\Delta v_{\text{dc}} = V_{\text{dc}} - v_{\text{dc}}
\]

Under normal operation, the dc voltage drop \(\Delta v_{\text{dc}}\) is zero, thus the voltages \(v_{\text{AG}}\) and \(v_{\text{CG}}\) in Fig. 4 both equal the reference ac voltage \(v_{\text{AC}}\), as depicted by (4) and (5). However, during the dc fault, \(v_{\text{AG}}\) and \(v_{\text{CG}}\) are not equal to \(v_{\text{ref}}\) due to the dc voltage drop \(\Delta v_{\text{dc}}\) and the voltages across the upper and lower arm inductors, from (4) and (5), can be approximated as

\[
v_{\text{u}} = v_{\text{l}} = \frac{1}{2}(v_{\text{CG}} - v_{\text{AG}}) = \frac{1}{2}\Delta v_{\text{dc}}.
\]

As a pole-to-pole dc fault results in significant dc voltage drop \(\Delta v_{\text{dc}}\), a large dc voltage of \(\frac{1}{2}\Delta v_{\text{dc}}\) is generated across the arm inductors. Consequently, high dc fault current results in the converter arms with conventional control.

To further analyze the behavior of the dc component in the fault arm current, each MMC phase can be represented by the phase capacitor \(C_p\) in series with inductance \(L_p\) and resistance \(R_p\), as shown in Fig. 5, where \(C_p, L_p\) and \(R_p\) are expressed as

\[
C_p = 2C_{\text{SM}}/N, \quad L_p = 2L_{\text{arm}}, \quad R_p = 2R_{\text{arm}}.
\]

\(N\) is the number of SMs per arm; \(C_{\text{SM}}\) is the SM capacitance; and \(L_{\text{arm}}\) and \(R_{\text{arm}}\) are the inductance and resistance of the arm reactor.

As the initial voltage of \(C_p\) is the rated dc voltage \(V_{\text{dc}}\), the fault arm current flowing through the switching devices can be derived from the equivalent circuit in Fig. 5 \(^{33}\):

\[
i_{\text{t}}(t) = \frac{\Delta V_{\text{dc}}}{2\omega L_{\text{arm}}} e^{-\frac{1}{2}\omega t} \sin(\omega_0 t + \alpha) + \frac{V_{\text{dc}} - \Delta V_{\text{dc}}}{N} \tag{8}
\]

where \(\omega_0\) is the initial current flowing through the switching devices; \(\tau_i = \frac{2L_{\text{arm}}}{R_{\text{arm}}}\) and \(\omega_0 = \sqrt{\omega^2 - \frac{1}{\tau_i^2}}\); \(\alpha = \frac{1}{2}\frac{N}{1 - \frac{1}{\sqrt{1 - \frac{1}{\tau_i^2}}}}\)

Assuming the SM capacitor voltages are balanced in the fault mode, they are depicted by

\[
v_{\text{MC}}(t) = \frac{\Delta V_{\text{dc}}}{N} \sqrt{\frac{1 + \frac{1}{\tau_i^2}}{\tau_i^2}} e^{-\frac{1}{2}\omega t} \sin(\omega_0 t + \alpha) + \frac{V_{\text{dc}} - \Delta V_{\text{dc}}}{N} \tag{9}
\]

Fig. 5. Equivalent phase capacitor discharging circuit.

Conventionally, the dc components of the arm voltages are controlled at half the rated dc voltage, even during a dc fault, to support the dc-link voltage. However, high dc components are generated in the fault arm currents due to the large dc voltage drop \(\Delta V_{\text{dc}}\) during a dc fault and the dc components dominate the fault arm currents, as shown in (8). To reduce the dc component in the fault currents during a dc fault, the dc offsets of the arm voltages can be reduced, rather than being set at half the rated dc voltage. Based on this observation, active dc component control of the fault current is proposed, as detailed in Section IV A and C.

B. AC Component in the Fault Current

To regulate the ac current \(i_{\text{ac}}\), Fig. 4), the peak of ac phase voltage \(v_{\text{ac}}\) in Fig. 4, referenced to the dc-link mid-point \(G\) should be less than \(\frac{1}{2}V_{\text{dc}}\). when sinusoidal modulation is adopted \(^{24-26}\). Initially following a remote dc fault, the actual dc voltage \(V_{\text{dc}}\) of the DCT converter (MMC1 and MMC2, Fig. 2) is higher than the threshold of \(V_{\text{deth}}\) defined by

\[
v_{\text{deth}} = 2V_{\text{m}}\tag{10}
\]

where \(V_{\text{m}}\) is the peak (amplitude) of the ac phase voltage \(v_{\text{ac}}\) in Fig. 4. Thus, the DCT converter can control ac current \(i_{\text{ac}}\) Fig. 4) and dc components dominate in the fault arm currents, as mentioned. After the MMC actual dc voltage \(V_{\text{dc}}\) falls below the threshold voltage \(V_{\text{deth}}\), the DCT converter loses control of ac currents and high currents are forced by the ac side voltage into the dc side.

The ac side voltages of stations \(S_1, S_2, S_3\) Fig. 1, are fixed and are determined by the grid voltage and the
transformer ratio. For a solid-state transformer, the ac voltage is set by one MMC in the transformer and is conventionally constant to guarantee maximum power transfer capability. In order to reduce the ac components in the fault arm currents, reduced ac voltage operation of the dc solid-state transformer is proposed and detailed in Section IV B and C.

IV. ACTIVE CONTROL OF THE FAULT CURRENT

The fault arm current during a pole-to-pole dc fault is composed of dc and ac components. In this section, active fault current control is proposed where the dc and ac fault current components are independently controlled to suppress the fault arm currents.

A. Active DC Component Control of the Fault Arm Current

In order to reduce the dc component in the fault current, active dc component control of the fault current is proposed, where the dc offsets of the arm voltages are dynamically regulated. As the HB submodules cannot generate a negative voltage, the upper and lower arm voltages are depicted by

\[ v_a = \begin{cases} \frac{1}{2}(v_{dc} - \text{PID}.\text{out}) - v_{ref}, & v_{dc} - \text{PID}.\text{out} \geq 2v_{ref} \\ 0, & v_{dc} - \text{PID}.\text{out} < 2v_{ref} \end{cases} \] (11)

\[ v_i = \begin{cases} v_{ref} + \frac{1}{2}(v_{dc} - \text{PID}.\text{out}), & v_{dc} - \text{PID}.\text{out} \geq -2v_{ref} \\ 0, & v_{dc} - \text{PID}.\text{out} < -2v_{ref} \end{cases} \] (12)

where \( \text{PID}.\text{out} \) is the output of the proposed active dc component control of the fault current and meets the requirement described by (13):

\[ \begin{cases} \text{PID}.\text{out} = 0, & \text{in normal operation} \\ \text{PID}.\text{out} \geq 0, & \text{during a dc fault} \end{cases} \] (13)

According to (11) and (12), the voltages \( v_{AG} \) and \( v_{CG} \) can be expressed as

\[ v_{AG} = \begin{cases} \frac{1}{2}(\Delta v_{dc} + \text{PID}.\text{out}) + v_{ref}, & v_{dc} - \text{PID}.\text{out} \geq 2v_{ref} \\ \frac{1}{2}(v_{dc} - \Delta v_{dc}), & v_{dc} - \text{PID}.\text{out} < 2v_{ref} \end{cases} \] (14)

\[ v_{CG} = \begin{cases} \frac{1}{2}(\Delta v_{dc} + v_{ref}) + v_{ref}, & v_{dc} - \text{PID}.\text{out} \geq -2v_{ref} \\ -\frac{1}{2}(v_{dc} - \Delta v_{dc}), & v_{dc} - \text{PID}.\text{out} < -2v_{ref} \end{cases} \] (15)

As a result, the voltages across the upper and lower arm inductors can be approximated as

\[ v_{la} = v_{li} = \begin{cases} \frac{1}{2}(2\Delta v_{dc} - \text{PID}.\text{out} - 2v_{ref}), & v_{dc} - \text{PID}.\text{out} \geq -2v_{ref} \\ \frac{1}{2}(2\Delta v_{dc} - \text{PID}.\text{out} + 2v_{ref}), & v_{dc} - \text{PID}.\text{out} < -2v_{ref} \end{cases} \] (16)

Comparing (16) to (6), the following equation can be derived when \( v_{dc} - \text{PID}.\text{out} \geq 2v_{ref} \):

\[ \frac{1}{2}(\Delta v_{dc} - \text{PID}.\text{out}) \leq \frac{1}{2}\Delta v_{dc}. \] (17)

This equation indicates that the voltages across the arm inductors are reduced by the output of the PID controller in the active dc component control, and thus, the fault currents are lowered by actively regulating the dc components of the arm voltages. As the HB SMs cannot generate negative voltages, the converter controllability of the dc components in the fault currents is limited in the conditions \( v_{dc} - \text{PID}.\text{out} < -2v_{ref} \) and \( v_{dc} - \text{PID}.\text{out} < 2v_{ref} \). However, benefitting from the proposed reduced ac voltage operation of the solid-state transformer, as detailed in Section IV B and C, the DCT ac voltage is always limited to the converter controllable range. This not only reduces the fault current ac component, but also improves controllability of the fault current dc component.

B. Reduced AC Voltage Operation of the DC Solid-State Transformer

To reduce the fault current ac component, solid-state transformer operation with reduced ac voltages is proposed, where the amplitude of the ac phase voltage \( v_{ac} \) (Fig. 4) is actively limited in the controllable range of both transformer converters. Thus, the ac voltage contribution to the fault current is reduced. Fig. 6 illustrates the ac phase voltage in the ac component fault current control. During normal operation \((t=0 \text{ to } 0.03s)\), the peak of ac phase voltage \( v_{ac} \) (Fig. 4) is lower than half the rated dc voltage (600kV) and the ac currents can be regulated. Assume the actual dc voltage of the DCT MMC \( v_{dc} \) (Fig. 4) drops below the original peak of phase voltage \( v_{ac} \) after the dc fault is applied at a dc cable at \( t=0.03s \). By using active fault current ac component control, the ac voltage peak is limited to half the reduced dc voltage to avoid inrush currents forced by the ac voltage. Due to the reduced dc voltage, the power transfer capability of the solid-state transformer is correspondingly lowered. But this reduces the fault current significantly and thus the solid-state transformer can be operated continuously rather than having to be blocked. Additionally, the dc circuit breaker capacity is reduced by the active control.

C. Active Fault Current Control Strategy

The proposed active fault current control is shown in Fig. 7. MMC1 in the solid-state transformer operates in an ac voltage control mode and its control strategy is shown in Fig. 7 (a). MMC2 is assigned to control the active power with a control strategy illustrated in Fig. 7 (b), where only active dc component control for the fault current is required and the reference voltage \( v'_{ref2} \) is set by the current control loop.

45

After the fault occurs, the arm inductors suffer a high fault short-circuit voltage, as depicted by (6), which causes a rapid increase of fault currents. Thus, the active dc component control of fault current is required to have a fast response and the ability to predict the future error of the system response. PID control is thus used to effectively limit the dc component of the fault current, as shown in Fig. 7. The fault current dc
component is obtained by subtracting the rated dc current \(I_{dc}\) (\(I_{dc1}\) and \(I_{dc2}\), Fig. 7) from the actual dc current \(i_{dc}\) \((I_{dc1}\) and \(I_{dc2}\), Fig. 7) and is used as the feedback for the PID controller. During normal operation, the PID controller input is limited to zero by the dead zone block such that the arm voltage dc offsets are at their rated value. If the fault current is outside the predefined dead band, the PID controller output starts to increase from zero and regulates the arm voltage dc offsets continuously. The fault current band needs to be set such that active dc component control can quickly be enabled after the fault but avoid false activation under normal operation.

The ac voltage of the dc transformer needs to be controlled and coordinated between MMC\(_1\) and MMC\(_2\) to ensure controllability of both MMC ac currents. As demonstrated in Fig. 7 (a), PI control sets the ac side voltage of the transformer. Compared with open loop control, PI control suppresses the dc voltage variation disturbance and thus the ac voltage can be accurately set to the reference value.

The reference voltages \(v_{d\text{ref}}\) and \(v_{q\text{ref}}\), Fig. 7 (a), need to be set to limit the ac phase voltage to less than half the actual dc voltage. To achieve this, the d-axis reference voltage \(v_{d\text{ref}}\) is obtained as \(v_{d\text{ref}} = \min(v_{d\text{ref}}, v_{\text{min}})\) while the q-axis reference voltage \(v_{q\text{ref}}\) is set at 0. \(v_{d\text{ref}}\) is the original d-axis reference voltage and \(v_{\text{min}}\) is obtained from the minimum value of the two dc voltages of the dc transformer: \(v_{\text{min}} = \min\left(\frac{1}{2} v_{dc1}, v_{dc2}\right)\), where \(n\) is the ac transformer ratio. Thus, the ac voltages of the dc transformer are always within the control range of both MMC\(_1\) and MMC\(_2\) when the actual dc voltage is lower than the rated value. The inrush currents forced by the ac voltage are thus avoided by the proposed active ac component control of the fault current.

The minimum voltage \(v_{\text{min}}\) is the base voltage for the pu values of the PI outputs \(m_{d1}\) and \(m_{q1}\), which are then limited by (18) to avoid over-modulation and further limit the ac voltages within the converter control range:

\[
m_{d1} = \frac{m_{d1}}{\sqrt{m_{d1}^2 + m_{q1}^2}}, \quad m_{q1} = \frac{m_{q1}}{\sqrt{m_{d1}^2 + m_{q1}^2}}.
\]  

The dc transformer operates with reduced ac voltage during the fault to lower the fault current and restores the rated value after the fault is isolated, in order to transfer rated power.

By independently regulating the dc and ac components in the fault currents, the proposed active control significantly reduces the fault currents. This implies the submodule capacitors are discharged by a smaller fault current and their voltages can be maintained higher during a dc fault. This characteristic improves converter controllability of the dc transformer and reduces oscillation during restoration after the fault is isolated. As the SM capacitors and the ac voltage provide less energy to the dc side fault, the converter actual dc voltage \(v_{dc}\) under active control is lower than that with conventional control. Nevertheless, even with a lower converter dc voltage, the proposed active control still reduces the fault currents.

The proposed fault current control is achieved by actively regulating the reference waveforms for the upper and lower arms, rather than carrier waveforms. This makes it independent on the carrier waveform arrangement and thus valid for both of the \(N+1\) and \(2N+1\) modulations [46, 47].

As shown in Fig. 8 (b), even under the most severe pole-to-pole dc fault, the dc solid-state transformer with active control regulates the ac current as well as during normal operation. Additionally, by using active control, the maximum arm current peak is reduced from 2.2kA (2.6pu) to 1.5kA (1.8pu), that is, lowered by 31.8%, Fig. 8 (c) and (d). Alternatively, with 600mH inductances at the dc-link node as recommended in [12], the arm current peak is limited to 1.9pu without active fault current control. In other words, the dc-link node inductance can be halved by using the proposed active control, with the same fault current level (less than 2pu). This significantly lowers the cost and volume of dc-link node inductances.

Once a fault is detected (generally any dc fault is detected by monitoring the voltage across link inductors \(L_{k1,2,3}\) and \(L_{o1,2,3}\)), the circuit breaker \(B_2\) is commanded to open with a 10ms opening time to isolate the fault from the healthy parts of the multi-terminal HVDC system. Due to the reduced fault current resulting from the proposed active control, the energy absorbed by surge arrester in \(B_2\) is reduced from 26.5MJ to 25.2MJ, a 4.9% reduction.
V. PERFORMANCE EVALUATION DURING RIDE-THROUGH OPERATION

The active fault current control during ride-through operation is assessed using the model in Fig. 1 with the parameters listed in Table I. The simulated scenario assumes the system in Fig. 1 is subjected to a permanent pole-to-pole dc fault at 0.2 at t=0.7s. As mentioned, the DCCBs isolate the fault after 10ms from the fault initiation. Station S2 is blocked after the detection of dc fault while S1, S3, and the dc solid-state transformer remain operational.

A. DC Solid-State Transformer Performance

By virtue of the proposed active fault current control, the fault arm current peak of MMC2 in the transformer is reduced to 1.8pu, lower than the current threshold (2pu), Fig. 9 (a) and (b). After the fault, the dc current of MMC2 changes direction and reaches a maximum value of 1.9kA during the restoration period, Fig. 9 (c).

As MMC1 is decoupled from the fault by MMC2, the dc fault influence on MMC1 is less than that on MMC2. The arm currents, dc current and dc voltage of MMC1 present less disturbance during the fault, as observed in Fig. 10.

B. Performance of Station Converters

The solid-state transformer is robust to dc faults, benefiting
from the new active fault current control. This makes it possible to continuously operate the healthy stations (S₁ and S₃) in the dc network, even though the test system is subjected to the most severe type of dc fault (pole-to-pole dc fault) and typical slow DCCBs (10ms) are used to isolate the fault.

As station S₂ is isolated from the healthy parts, the steady-state dc current of S₁ is reduced from 1.5kA to 0.6kA after the fault, which is identical to that of MMC₂ in the transformer, Fig. 11 (c).

Station S₂ is immediately blocked after fault detection and circuit breaker B₀₂ is commanded to open with a 10ms delay, in order to isolate the fault from S₂ and protect the active switches. In Fig. 13 and Fig. 14, the freewheel diodes suffer the fault currents due to the long opening time of the circuit breaker (10ms) and the maximum diode \( \int i^2(t)dt \) is 154kA²s.

C. DC Circuit Breaker Stresses

Fig. 15 shows the waveforms of breaker B₀₂ which is connected on the faulty branch at the dc-link node. The fault current flows through the mechanical switch until the switch opens at around \( t=0.71s \). Then the current through the switch is commutated into the surge arrestor to limit the voltage across the circuit breaker, without exposing it to significant overvoltage. In Fig. 15 (b), the voltage across the circuit breaker is lower than 600kV (1.5pu). Only circuit breaker B₀₂ opens after detecting the fault at the dc-link node while B₀₁ and the dc transformer continue to transfer power between stations S₁ and S₃. As a result, the voltage across the surge arrestor in B₀₁ is always around zero, so does not absorb energy during the fault. All the opening energy is absorbed by the surge arrestor in B₀₂ and this energy is almost 25MJ, as shown in Fig. 15 (c).

Besides B₀₂ (connected on the faulty branch at the dc-link node) opening, breaker B₅₂ at the terminals of station S₂ also needs to open to protect station S₂ converter. As shown in Fig. 16, circuit breaker overvoltage is avoided and the energy absorbed by the surge arrestor in DCCB B₅₂ is less than 7MJ.

The simulated pole-to-pole dc fault, which is the most
serious fault case for ride-through operation of the dc transformer, causes disturbance for the converters on the healthy branches, especially for DCT MMC, as it is close to the fault location. However, benefitting from the proposed active fault current control, the fault currents are significantly reduced and the submodule capacitor voltages are maintained higher during a dc fault, which improves dc transformer converter controllability and reduces oscillation during restoration, after the fault is isolated. All the fault currents are lower than the threshold (2pu) and the healthy parts are gradually restored to normal operation. DC fault ride-through operation of multi-terminal HVDC systems is thus achieved.

Fig. 16. Waveforms of dc circuit breaker $B_{S2}$ at terminal of station $S_2$: (a) current, (b) voltage, and (c) DCCB absorbed energy.

VI. CONCLUSION

This paper proposes active fault current control of the dc solid-state transformer during a pole-to-pole dc fault, where the dc and ac components of the fault currents are independently suppressed. The mechanism of the novel active control was analyzed and a control strategy was presented. By dynamically regulating the dc offsets in the arm voltages rather than being set at half the rated dc voltage, the dc component in fault current is reduced by the proposed active control. The ac component in the fault current is also effectively lowered with the proposed reduced ac voltage operation of the dc transformer where the ac side voltage of transformer is actively limited in the controllable range of both transformer converters. The maximum arm current peak and the energy absorbed by surge arrester in the dc circuit breaker are reduced by 31.8% and 4.9% respectively, and thus devices with low power capacity can be potentially used, yielding reduced losses and capital cost. The dc-link inductance can be halved that recommended in [12] by using active control thus the cost and volume of the dc-link inductors are decreased. System ride-through operation with a dc fault on the main HVDC link is achieved without exposing the dc transformer or station converters to significant fault currents and overvoltages.

VII. REFERENCES


Liangzhong Yao (SM’12) received the M.Sc. and Ph.D. degrees in electrical power engineering from Tsinghua University, Beijing, China, in 1989 and 1993, respectively.

He joined the State Grid of China in 2011 and is now the Vice President of China Electric Power Research Institute (CEPRI), Beijing. He was a Postdoctoral Research Associate at the University of Manchester (formerly the University of Manchester Institute of Science and Technology), Manchester, U.K., from 1995 to 1999; a Senior Power System Analyst in the Network Consulting Department at ABB U.K. Ltd. from 1999 to 2004; and the Department Manager for Network Solutions, Renewables and Smart Grids Technologies at ALSTOM Grid Research & Technology Centre, Stafford, U.K., from 2004 to 2011.

Dr. Yao is a Chartered Engineer, a Fellow of the IET, and a member of CIGRE.


After seven years as a Lecturer at Imperial College, University of London, U.K., he was appointed to a Chair of Electrical Engineering at Heriot-Watt University, Edinburgh, U.K, in 1986. He is currently a Professor at Strathclyde University, UK.

His teaching covers power electronics (in which he has a free internet text) and drive systems.

His research activities include power semiconductor modelling and protection, converter topologies, soft switching techniques, and application of ASICs and microprocessors to industrial electronics.