
This version is available at https://strathprints.strath.ac.uk/54876/

Strathprints is designed to allow users to access the research output of the University of Strathclyde. Unless otherwise explicitly stated on the manuscript, Copyright © and Moral Rights for the papers on this site are retained by the individual authors and/or other copyright owners. Please check the manuscript for details of any other licences that may have been applied. You may not engage in further distribution of the material for any profitmaking activities or any commercial gain. You may freely distribute both the url (https://strathprints.strath.ac.uk/) and the content of this paper for research or private study, educational, or not-for-profit purposes without prior permission or charge.

Any correspondence concerning this service should be sent to the Strathprints administrator: strathprints@strath.ac.uk

The Strathprints institutional repository (https://strathprints.strath.ac.uk) is a digital archive of University of Strathclyde research outputs. It has been developed to disseminate open access research outputs, expose data about those outputs, and enable the management and persistent access to Strathclyde's intellectual output.
A Peak Capacitor Current Pulse-Train Controlled Buck Converter with Fast Transient Response and a Wide Load Range

Jin Sha, Duo Xu, Yiming Chen, Jianping Xu and Barry W. Williams

Abstract—It is known that ripple-based control of a switching dc-dc converter benefits from a faster transient response than a conventional PWM control switching dc-dc converter. However, ripple-based control switching dc-dc converters may suffer from fast-scale oscillation. In order to achieve fast transient response and ensure stable operation of a switching dc-dc converter over a wide load range, based on a conventional pulse train control technique, a peak capacitor current pulse train (PCC-PT) control technique is proposed in this paper. With a buck converter as an example, the operating modes, steady-state performance and transient respond performance of a PCC-PT controlled buck converter are presented and assessed. To eliminate fast-scale oscillation, circuit and control parameter design consideration are given. An accurate discrete iteration model of a PCC-PT controlled buck converter is established, based on which, the effects of circuit parameters on stability of converter operating in a DCM mode, mixed DCM-CCM mode, and CCM mode are studied. Simulation and experimental results are presented to verify the analysis results.

Index Terms—Capacitor current feedback, pulse train control, switching DC-DC converter, wide load range

I. INTRODUCTION

Switching DC-DC converters have been widely used in portable electronic devices, such as mobile phones, notebooks and tablet PC. In some applications, the load power of switching dc-dc converters varies widely and rapidly [1-3]. Various control techniques, such as \( V^2 \) control, constant-on-time (COT) control or constant-off-time (CFT) control, and pulse train (PT) control [4-10], have been reported to improve transient response speed of switching dc-dc converters. These control techniques, called ‘ripple-based control’ techniques [11], regulate the output voltage of switching DC-DC converters by using output voltage ripple. Ripple-based control techniques do not require an error amplifier and its associated compensation circuit, thus, they benefit from simple control circuit design, fast transient response, and high reliability.

However, ripple-based control techniques of switching DC-DC converters usually suffer from fast-scale instability [12]. The \( V^2 \) controlled buck converter has the sub-harmonic instability issue when the duty ratio \( D < \frac{1}{2} \) [5]. COT and CFT controlled buck converter become unstable and suffer fast-scale oscillation when the time constant of output capacitor \( R_{ESR} C \), where \( R_{ESR} \) is equivalent series resistance (ESR) of output capacitor \( C \), is smaller than \( \frac{1}{2} \tau_{on} \) and \( \frac{1}{2} \tau_{off} \) (\( \tau_{on} \) and \( \tau_{off} \) are on and off times of the COT and CFT control respectively) [6, 7, 10]. For a PT controlled buck converter, the ESR also significant affects control performance, with fast-scale oscillation when the ESR is small, but disappears when the ESR is large enough [13].

Studies of critical ESR have been recently reported, which provide guidelines for the design of ripple-based controlled switching DC-DC converters [4, 10, 13]. However, critical ESR is derived based on ideal conditions. The fast-scale oscillation phenomenon may still occur even when critical ESR is satisfied. In addition, larger output capacitor ESR produces larger output voltage ripple. To avoid such fast-scale oscillation, some control techniques, such as COT control with added inductor current ramp [7] and PT control with inductor current ripple injection feedback (ICRIF) [13], have been proposed. These improved control techniques combine inductor current with output voltage ripple for output voltage regulation. In this paper, based on a conventional PT control technique [14], a peak capacitor-current PT (PCC-PT) control technique is proposed. Fast-scale oscillation in the conventional PT controlled CCM buck converter is eliminated in the PCC-PT controlled buck converter. Moreover, the PCC-PT controlled buck converter benefits from simple design, fast transient response, small output voltage ripple, and a wide load range.

This paper is organized as follows. The control principle and corresponding operating modes of the PCC-PT control technique are presented in Section II. Section III addresses stability analysis of the PCC-PT controlled buck converter. The converter’s output voltage variation, output power range and line and load regulation are studied, and circuit parameter...
design consideration is presented. A discrete iteration model of the buck converter is established in Section IV. Upon this model, circuit parameter effects on stability performance of PCC-PT controlled buck converter operating in DCM mode, mixed DCM-CCM mode, and CCM mode are studied. In Section V, steady-state and transient response simulation and experimental results are presented to verify the analysis.

II. PCC-PT CONTROL TECHNIQUE

A. PCC-PT Control Technique Principle

Fig. 1 shows the schematic diagram and time domain waveforms of the PCC-PT controlled buck converter. At the start of each switching cycle, in the outer control loop, output voltage $v_o$ is sampled and compared with reference voltage $V_{ref}$ to determine whether high power control pulse $P_{Hi}$ or low power control pulse $P_L$ should be selected as the active control pulse in this switching cycle. As shown in Fig. 1(b), at $t=nT$, $v_o$ is lower than $V_{ref}$, $P_{Hi}$ is selected as the active control pulse to increase the output voltage. Similarly, at $t=(nT+1)$, $v_o$ is higher than $V_{ref}$, $P_L$ is selected as the active control pulse to decrease the output voltage.

In the inner control loop, capacitor current $i_C$ is sensed and compared with reference peak current $I_{C,peak}$ to determine when to turn off switch $S$. For buck converter, $i_L=L/R$ can be considered as a constant in steady-state. Thus, the inductor current ripple flows through the output capacitor, i.e., $i_C$ is in phase with $i_L$. At the start of a switching cycle, switch $S$ is turned on, $i_C$ increases, and $S$ is turned off when $i_C$ increases to $I_{C,peak}$ as shown in Fig. 1(b). For high power control pulse $P_{Hi}$, $I_{C,peak}^H = I_{C,peak}^L$, and for low power control pulse $P_L$, $I_{C,peak}^L = I_{C,peak}^H$; that is

$$I_{C,peak} = \begin{cases} I_{C,peak}^H & \text{if } v_o \leq V_{ref} \\ I_{C,peak}^L & \text{if } v_o > V_{ref} \end{cases}$$

where $I_{C,peak}^H > I_{C,peak}^L$.

PCC-PT control and conventional PT control have the same outer control loop [8, 9], but a different inner control loop, where PCC-PT controller utilizes capacitor current as the feedback signal to control the turn-off of pulses $P_{Hi}$ and $P_L$.

In one switching cycle, the output voltage variation is $\Delta v_o = v_o((n+1)T) - v_o(nT)$. According to the principle of PCC-PT control technique, control pulse $P_{Hi}$ should be applied to make the output voltage increase, that is, output voltage variation $\Delta v_o^H > 0$. Similarly, control pulse $P_L$ should be applied to make the output voltage decrease, that is, output voltage variation $\Delta v_o^L < 0$. PCC-PT operates in period-$n$ states with control pulses $P_{Hi}$ and $P_L$ in $n$ successive switching cycles constituting a controlled pulse repetition cycle, as its output voltage variation may only vary between the discrete states $\Delta v_o^H$ and $\Delta v_o^L$, rather than period-$1$ in the PWM switching converter [9]. Let the number of $P_{Hi}$ and $P_L$ in a control pulse repetition cycle be denoted as $\mu_H$ and $\mu_L$, respectively, then $\mu_H$ and $\mu_L$ satisfy $\mu_H/\mu_L = \Delta v_o^L / \Delta v_o^H$ [15], and the control pulse repetition cycle period $T_r$ is $T_r = (\mu_H+\mu_L)T$.

B. Operating Modes of PCC-PT Controlled Buck Converter

Let $i_{L,n}$ and $i_{L,n+1}$ denote the inductor currents at the beginning of the $n^\text{th}$ and $(n+1)^\text{th}$ switching cycle respectively. For inductor current $i_L$ of the PCC-PT controlled buck converter, there are four inductor current operation cases, as shown in Fig. 2.

Case 1: $i_{L,n} = 0$ and $i_{L,n+1} = 0$, as shown in Fig. 2(a);
Case 2: $i_{L,n} \neq 0$ and $i_{L,n+1} = 0$, as shown in Fig. 2(b);
Case 3: $i_{L,n} = 0$ and $i_{L,n+1} \neq 0$, as shown in Fig. 2(c);
Case 4: $i_{L,n} \neq 0$ and $i_{L,n+1} \neq 0$, as shown in Fig. 2(d).

Assume output voltage ripple is small enough to be ignored, that is, the output voltage can be considered as constant in a switching cycle. As $i_L = i_C + i_o$ and $i_o = V_o/R$, the peak inductor current $I_{peak} = I_{C,peak} + V_o/R$.

If $t_{off} < T_r, i_{L,n+1} = 0$, which corresponds to Case 1 and 2, as shown in Fig. 2(a) and (b). In Cases 1 and 2, $i_L(t)$ in the $n^\text{th}$ switching cycle are

$$i_L(t) = i_{L,n} + \frac{(v_o - v_n)t}{L}, \quad [nT, nT + t_{on}]$$

$$i_L(t) = i_{L,peak} - \frac{v_o}{L}, \quad [nT + t_{on}, nT + t_{on} + t_{off}]$$

Fig. 2. Different inductor current modes: (a) $i_{L,n} = 0$ and $i_{L,n+1} = 0$, (b) $i_{L,n} \neq 0$ and $i_{L,n+1} = 0$, (c) $i_{L,n} = 0$ and $i_{L,n+1} \neq 0$, and (d) $i_{L,n} \neq 0$ and $i_{L,n+1} \neq 0$. 
\[ i_L(t) = 0 \quad [nT + t_{on} + t_{off}, (n+1)T] \]  

As \( i_L(nT + t_{on}) = I_{L,\text{peak}} \) from (2), the time durations \( t_{on}, t_{off} \) and \( t_{off2} \) of the PCC-PT controlled buck converter in Fig. 2(a) and (b) can be calculated as

\[ t_{on} = \frac{L(I_{C,\text{peak}} - \frac{v_o}{R}) - v_o}{v_o - v_{in}}, \tag{3a} \]
\[ t_{off} = \frac{L(I_{C,\text{peak}} + \frac{v_o}{R})}{v_o}, \tag{3b} \]
\[ t_{off2} = T - t_{on} - t_{off}. \tag{3c} \]

If \( t_{on} \) and \( t_{off} \) in Eq. (3) satisfy \( t_{on} + t_{off} > T, i_{L,\text{n+1}} > 0 \), which corresponds to Cases 3 and 4, as shown in Fig. 2(c) and (d). In Cases 3 and 4, in the \( n \)th switching cycle, \( i_L(t) \) and the time durations \( t_{on} \) and \( t_{off} \) should be rewritten as

\[ i_L(t) = i_{L,n} + \frac{v_{in} - v_o}{L} t, \quad [nT, nT + t_{on}] \tag{4a} \]
\[ i_L(t) = (I_{C,\text{peak}} + \frac{v_o}{R}) - \frac{v_o}{L} t, \quad [nT + t_{on}, (n+1)T] \tag{4b} \]
\[ t_{on} = \frac{L(-i_{L,n} + I_{C,\text{peak}} + \frac{v_o}{R})}{v_o - v_{in}}, \tag{4c} \]
\[ t_{off} = T - t_{on}. \tag{4d} \]

When \( t_{on} \) and \( t_{off} \) in Eq. (3) satisfy \( t_{on} + t_{off} = T, i_{L,n+1} = 0 \), there exists an inductor current boundary. From (3a) and (3b), such an inductor current boundary can be written as

\[ \frac{L(I_{C,\text{peak}} - \frac{v_o}{R})}{v_o - v_{in}} + \frac{L(I_{C,\text{peak}} + \frac{v_o}{R})}{-T} = 0 \tag{5a} \]

Let \( R \) in (5a) be variable, and the right part of the equation in (5a) be \( f(R) \), then

\[ f(R) = (RL_{C,\text{peak}} + Lv_o - Rv_o T) v_{in} \]
\[ + (Rv_o T - LI_{C,\text{peak}}) v_o \]
\[ = 0 \tag{5b} \]

where \( f(R) = f_H(R) \) for the low power control pulse \( P_{H,L} \) and \( f(R) = f_H(R) \) for the high power control pulse \( P_{H,H} \). When \( f(R)<0, i_{L,n+1}<0; \) and when \( f(R)>0, i_{L,n+1}>0 \).

Thus, in a switching cycle, when \( i_{L,n}=0, f(R)<0, \) which correspond to Case 1 as shown in Fig. 2(a), means the converter operates in a DCM in this switching cycle; when \( i_{L,n} \neq 0, f(R)>0, \) which correspond to Case 4, as shown in Fig. 2(d), means the converter operates in a CCM in this switching cycle.

As the PCC-PT controlled buck converter operates in period-\( n \) states rather than period-1, that is, control pulses \( P_{H,H} \) and \( P_{H,L} \) in \( n \) successive switching cycles constituting a control pulse repetition cycle, rather than period-1 in a PWM switching converter [9]. In a control pulse repetition cycle, the PCC-PT controlled buck converter may operate in DCM, CCM, and mixed DCM-CCM, herein mixed DCM-CCM is defined as the operating mode when both CCM and DCM exists in a control pulse repetition cycle. In mixed DCM-CCM, \( i_{L,n} \neq 0, f(R)<0 \) (corresponding to Case 2 as shown in Fig. 2(b)) and \( i_{L,n}=0, f(R)>0 \) (corresponding to Case 3 as shown in Fig. 2(c)) may occur. Thus, different from a PWM controlled buck converter which has two operating modes: DCM and CCM, the PCC-PT controlled buck converter has three operating modes: DCM, CCM and mixed DCM-CCM. When all switching cycles of a control pulse repetition cycle satisfy \( i_{L,n}=0, f_H(R)<0 \) and \( f_H(R)<0 \), the converter operates in DCM; when all switching cycles of a control pulse repetition cycle satisfy \( i_{L,n} \neq 0, f_H(R)>0 \) and \( f_H(R)>0 \), the converter operates in CCM; and when none of these conditions is satisfied, the converter operates in mixed DCM-CCM.

Fig. 3 shows the distributions of CCM, DCM and mixed DCM-CCM operating modes with the main circuit parameters as \( v_{in}=20V, v_{out}=5V, L=80\mu H, C=440\mu F \), and the controller parameters of the PCC-PT as \( T=50\mu s, T_{peak}=1.5A, I_{peak}^L=0.5A \). In Fig. 3, Line 1 is \( i_{L,n} \neq 0, f_H(R); \) Line 2 is \( i_{L,n}=0, f_H(R); \) Line 3 is \( i_{L,n} \neq 0, f_H(R); \) and Line 4 is \( i_{L,n}=0, f_H(R) \).

From Fig. 3, when \( R < 2.45 \Omega \), both lines 1 and 3 are above zero, that is, \( i_{L,n} \neq 0, f_H(R) > 0 \) and \( f_H(R) > 0 \), the converter operates in CCM. When \( R > 5.92 \Omega \), both lines 2 and 4 are below zero, that is, \( i_{L,n} = 0, f_H(R) < 0 \) and \( f_H(R) < 0 \), the converter operates in DCM. When \( 2.45 \Omega < R < 5.92 \Omega \), the converter operates in mixed DCM-CCM.

### III. Steady-State Analysis

#### A. Output Voltage Variations of the PCC-PT Controlled Buck Converter

From the discussion in Section II, the PCC-PT controlled buck converter has four inductor current operation cases, the only difference between Case 1 (Case 3) and Case 2 (Case 4) is inductor current \( i_{L,n} \) at the beginning of switching cycle. When \( i_{L,n} = 0 \), Case 1 is the same as Case 2, and Case 3 is the same as Case 4. Thus, for convenience, only Cases 2 and 4 are analyzed in this section, and Cases 1 and 3 can be analyzed by considering \( i_{L,n} = 0 \).

#### 1) Output Voltage Variation of Case 2 (Case 1)

As \( i_C = i_{L,n} \), from (2)

\[ i_C(t) = i_{L,n} + \frac{v_{in} - v_o}{L} t, \quad [nT, nT + t_{on}], \tag{6a} \]
\[ i_C(t) = I_{C,\text{peak}} - \frac{v_o}{L} t, \quad [nT + t_{on}, nT + t_{on} + t_{off}], \tag{6b} \]
\[ i_C(t) = \frac{v_o}{R} t, \quad [nT + t_{on} + t_{off}, (n+1)T] \tag{6c} \]

where \( i_{C,n} = i_{L,n} - v_o/R \) is the capacitor current at the beginning.
Fig. 4. Output voltage variations of the PCC-PT controlled buck converter: (a) DCM and mixed DCM-CCM and (b) mixed DCM-CCM and CCM.

of a switching cycle. Thus when \( i_{L,n} = 0, i_{C,n} = -v_o/R \). From (3) and (6), output voltage variation \( \Delta v_o \) within one switching cycle is
\[
\Delta v_o = \frac{1}{C} \int_{t_{k(n+1)}}^{t_{k+1}} i_{k,n} \, dt
\]
\[
= \frac{L}{2C} \left( v_{m,peak} - i_{C,peak} - v_o \right) + \frac{L}{RC} \left( v_o - v_m \right) + \frac{v_o (L - 2RT)}{2RC},
\]
where \( \Delta v_o = \Delta v_{o}^{H} \) for \( P_H \) and \( \Delta v_o = \Delta v_{o}^{L} \) for \( P_L \).

With the same circuit parameters as given in section II, Fig. 4(a) shows output voltage variations \( \Delta v_{o}^{H} \) and \( \Delta v_{o}^{L} \) of the PCC-PT controlled DCM buck converter, where solid lines show \( \Delta v_{o}^{H} \) and \( \Delta v_{o}^{L} \) for Case 1 when the converter operates in DCM, that is, \( i_{C,n} = -v_o/R \), and dotted lines show \( \Delta v_{o}^{H} \) and \( \Delta v_{o}^{L} \) for Case 2 when the converter operates in mixed DCM-CCM, that is, \( i_{C,n} \neq -v_o/R \).

For 2.45 \( \Omega < R < 5.92 \Omega \), the converter operates in mixed DCM-CCM. \( \Delta v_{o}^{H} > 0 \) and \( \Delta v_{o}^{L} < 0 \) are always satisfied as shown in Fig. 4(a). For \( R > 5.92 \Omega \), the converter operates in DCM, \( \Delta v_{o}^{H} \) and \( \Delta v_{o}^{L} \) increase with increased \( R \). \( \Delta v_{o}^{H} > 0 \) and \( \Delta v_{o}^{L} < 0 \) until \( R \) increases to \( R = 72.4 \Omega \). For \( R > 72.4 \Omega \), \( \Delta v_{o}^{L} > 0 \), that is, even if \( P_L \) is selected as the active control pulse, the output voltage cannot decrease, and the PCC-PT controller cannot regulate the converter any more.

2) Output Voltage Variation of Case 4 (Case 3)

From (4) and (6), output voltage variation \( \Delta v_o \) within one switching cycle is
\[
\Delta v_o = -\frac{Lx_o (I_{C,peak} - i_{C,n})}{2C} + \frac{(v_m I_{C,peak} - v_o i_{C,n})}{C} + \frac{v_o T^2}{2LC}.
\]

With the same circuit parameters as given in section II, output voltage variations \( \Delta v_{o}^{H} \) and \( \Delta v_{o}^{L} \) of the PCC-PT controlled DCM-CCM buck converter operating in CCM and mixed DCM-CCM are shown in Fig. 4(b). In Fig. 4(b), solid lines show \( \Delta v_{o}^{H} \) and \( \Delta v_{o}^{L} \) for Case 4 when the converter operates in CCM, that is, \( i_{C,n} \neq -v_o/R \), and dotted lines show \( \Delta v_{o}^{H} \) and \( \Delta v_{o}^{L} \) for Case 3 when the converter operates in mixed DCM-CCM, that is, \( i_{C,n} = -v_o/R \).

When 2.45 \( \Omega < R < 5.92 \Omega \), the converter operates in mixed DCM-CCM. \( \Delta v_{o}^{H} > 0 \) and \( \Delta v_{o}^{L} < 0 \) are always satisfied as shown in Fig. 4(b). When \( R < 2.45 \Omega \), the converter operates in CCM, with the decrease of \( R \), \( \Delta v_{o}^{H} \) decreases and \( \Delta v_{o}^{L} \) increases slightly. When \( R < 0.3 \Omega \), both \( \Delta v_{o}^{H} \) and \( \Delta v_{o}^{L} \) decrease dramatically. When \( R < 2.45 \Omega \), \( \Delta v_{o}^{H} < 0 \), that is, even if \( P_H \) is selected as the active control pulse, the output voltage cannot decrease, and the PCC-PT controller cannot regulate the converter any more.

B. Circuit Parameter Design of the PCC-PT Controlled Buck Converter

From the previous discussion, for the PCC-PT controlled buck converter, when a high power control pulse \( P_H \) is applied, the output voltage variation may be lower than zero, that is, \( \Delta v_{o}^{H} > 0 \) is not satisfied, and when a low power control pulse \( P_L \) is applied, the output voltage variation may be larger than zero, that is, \( \Delta v_{o}^{L} < 0 \) is not satisfied. Thus, \( \Delta v_{o}^{H} > 0 \) and \( \Delta v_{o}^{L} < 0 \) should be considered in the parameter design. The design of control parameters follows.

For a light load condition, from (7), as \( i_{C,n} = -v_o/R \), \( \Delta v_{o}^{L} < 0 \) and \( \Delta v_{o}^{H} > 0 \):
\[
I_{C,peak}^{L} < \sqrt{\frac{2(v_m - v_o)T}{RLv_o}} \frac{v_o}{R}, \quad (9a)
\]
\[
I_{C,peak}^{H} > \sqrt{\frac{2(v_m - v_o)v_oT}{RLv_m}} \frac{v_o}{R}, \quad (9b)
\]

For a heavy load condition, from (8), as \( \Delta v_{o}^{L} < 0 \) and \( \Delta v_{o}^{H} > 0 \):
\[
I_{C,peak}^{L} < \frac{2(v_m - v_o)T}{L(v_m - v_o) + \frac{v_o^2}{Lv_m}} \left( 1 + \sqrt{1 + \frac{2Lv_o - Rv_oT}{v_oT}} \right), \quad (10a)
\]
\[
\frac{2(v_m - v_o)T}{L(v_m - v_o) + \frac{v_o^2}{Lv_m}} \left( 1 + \sqrt{1 + \frac{2Lv_o - Rv_oT}{v_oT}} \right) < 0.
\]

which can be rewritten as
\[
I_{C,peak}^{L} < \frac{v_o}{R} \left( 1 + \frac{2Lx_o - Rv_oT}{v_oT} \right), \quad (10b)
\]

To ensure \( \Delta v_{o}^{H} > 0 \), \( I_{C,peak}^{L} \) should be smaller than the minimum of the right part of (10b), which occurs when \( i_{C,n} = -v_o/R \):
\[
I_{C,peak}^{L} < \frac{v_o}{R} \left( 1 + \frac{2Lx_o - Rv_oT}{v_oT} \right), \quad (10c)
\]
Thus, (9) and (10c) should be satisfied for the parameter design of the PCC-PT controlled buck converter.

C. Output Power Range

Based on the previous discussion, under a light load condition, the PCC-PT controlled buck converter operates in DCM. With increased load power, converter goes into mixed DCM-CCM, and then goes into CCM. Thus, the minimum and maximum load powers $P_{\text{min}}$ and $P_{\text{max}}$ occur in DCM and CCM, respectively.

When the converter operates in DCM, the power from the input power source is completely transferred to the load within one switching cycle. Assuming the converter is lossless, then the power delivered from input power source to the load in one switching cycle is given by [9]

$$P_{\text{DCM}} = v_o I_{\text{ave}} = \frac{L v_o}{2(v_o - v_i)T} \left( I_{\text{C, peak}} + \frac{v_o}{R} \right)^2$$  \hspace{1cm} (11)

where $I_{\text{ave}}$ is the average current flowing through $S$ in a switching cycle. When $P_H$ is selected, $P_{\text{DCM}} = P^H_{\text{DCM}}$; and when $P_L$ is selected, $P_{\text{DCM}} = P^L_{\text{DCM}}$, that is

$$P^H_{\text{DCM}} = \frac{v_o^2}{R}, \quad P^L_{\text{DCM}} = \frac{v_o^2}{R}$$

where $P_o$ is load power.

When the converter operates in CCM, the inductor may store or release energy in one switching cycle, thus load power not only transferred from input power but also from the energy stored in the inductor. The input power $P_i$ in one switching cycle is

$$P_i = v_{i_{\text{ave}}} I_{\text{ave}} = \frac{v_o I_{\text{C, peak}}}{2T} \left( I_{\text{C, peak}} + \frac{v_o}{R} \right)^2$$

From (2) and (4), $i_{L_{n+1}}$ can be obtained as $i_{L_{n+1}} = I_{\text{C, peak}} + v_o/R - v_o(T - t_{\text{on}})/L$. The energy variation of the inductor $\Delta E_L$ is

$$\Delta E_L = \frac{1}{2} L \left( i_{L_{n+1}}^2 - i_{L_n}^2 \right)$$

Then the power delivered from the input power source to the load in one switching cycle is

$$P_{\text{CCM}} = P_i - \frac{\Delta E_L}{T}$$

With the same circuit parameters as given in section II, $P^H_{\text{DCM}}$, $P^L_{\text{DCM}}$, $P^H_{\text{CCM}}$, $P^L_{\text{CCM}}$ and $P_o$ with respect to $R$ are shown in Fig. 5. As shown in Fig. 5(a), all decrease with increased $R$. For $R > 5.92 \, \Omega$, the converter operates in DCM, as shown in Fig. 5(a). For $R > 72.4 \, \Omega$, $P^H_{\text{DCM}} > P_o$, that is, when $P_L$ is selected as a control pulse, more power than load power $P_o$ is delivered from input power source to the load, which increases the output voltage rather than decreasing it. Thus, as with conventional PT control, $P_i$ of the PCC-PT controller determines the minimum load power $P_{\text{min}}$, which can be calculated from (12) as

$$P_{\text{min}} = \frac{v_o^2}{L_{\text{in}}} (v_{i_{\text{ave}}} - v_o T - v_o I_{\text{C, peak}})$$

$$+ \frac{v_o^2}{L_{\text{in}}} (2v_o I_{\text{C, peak}} - v_o T v_{i_{\text{ave}}})$$

(16)

For $5.92 \, \Omega < R < 72.4 \, \Omega$, as shown in Fig. 5(a), $P^L_{\text{DCM}} < P_o < P^H_{\text{DCM}}$, that is, in this condition, when $P_H$ is selected, more power than load power $P_o$ is delivered from the input power source to the load, which makes output voltage increase; and when $P_L$ is selected, less power than load power $P_o$ is delivered from the input power source to the load, which decreases the output voltage. Thus, PCC-PT control can adjust the buck converter output voltage by selecting $P_H$ or $P_L$.

For $2.45 \, \Omega < R < 5.92 \, \Omega$, the converter operates in mixed DCM-CCM, as shown in Fig. 5(a), both $P^L_{\text{DCM}} < P_o < P^H_{\text{DCM}}$ and $P^L_{\text{CCM}} < P_o < P^H_{\text{CCM}}$ are satisfied, that is, the PCC-PT controller can control the buck converter.

For $R < 2.45 \, \Omega$, the converter operates in CCM, as shown in Fig. 5(b), it always has $P^L_{\text{CCM}} < P_o < P^H_{\text{CCM}}$, thus, the converter can be controlled at heavy load conditions. Different from conventional PT control, the maximum load power of the PCC-PT controlled buck converter does not only depend on $P_H$, the output power can be high if the input power source can provide sufficient power.

From this analysis, as power delivered from the input power source to the load in one switching cycle increases (decreases) with the increase (decrease) of load power, the PCC-PT controlled buck converter can operate under a wide load power range.
buck converter has wider load range and better load regulation.

From Fig. 6 (b), PCC-PT controlled buck converter from a converters with \( v_{\text{in}} \) regulation of PIC-PT controlled buck converter have the regulations of PCC-PT controlled buck converter and peak

D. Line and Load Regulation

With the same circuit parameters as given in section II, line regulations of PCC-PT controlled buck converter and peak inductor current PT (PIC-PT) controlled buck converter are shown in Fig. 6 (a). The line regulations of PCC-PT and PIC-PT controlled buck converters for input voltage varying from 20 V to 300 V are 0.103% and 0.112%, respectively. PCC-PT and PIC-PT controlled buck converters have the similar line regulations.

Load regulations of PCC-PT and PIC-PT controlled buck converters with \( v_{\text{in}} = 20 \text{ V} \) are shown in Fig. 6 (b), note that the x-axis in zoom-in window is at uneven increments. The load regulation of PCC-PT controlled buck converter from a minimum output current (0.1 A) to 6 A is 0.437%. The load regulation of PIC-PT controlled buck converter from a minimum output current (0.5 A) to a maximum output voltage current (1.25 A) is 1.305%. From Fig. 6 (b), PCC-PT controlled buck converter has wider load range and better load regulation than that of PIC-PT controlled buck converter.

IV. DISCRETE ITERATION MODEL

To verify the analysis in Section III, a discrete iteration model of the PCC-PT controlled buck converter, with output capacitor ESR considered, is established in this section.

A. Operation States

For the PCC-PT controlled buck converter, when switch S is turned on and diode D is turned off, the converter operates in switch state 1. During this switch state, the inductor current \( i_L \) and capacitor voltage \( v_C \) are

\[
\begin{align*}
\frac{\text{d} i_L}{\text{d} t} &= v_{\text{in}} - \frac{R}{R + R_{\text{ESR}}} i_L(t) - \frac{R}{R + R_{\text{ESR}}} v_C(t), \\
\frac{\text{d} v_C}{\text{d} t} &= \frac{R}{R + R_{\text{ESR}}} i_L(t) - \frac{1}{R + R_{\text{ESR}}} v_C(t).
\end{align*}
\]

which can be solved as

\[
\begin{align*}
\left[ v_C(t) = e^{-\alpha t} [v_{\text{in}} - v_C] \cos(\alpha t) + k_1 \sin(\alpha t)] + v_C, \\
i_L(t) = e^{-\alpha t} [i_C(t) + v_{\text{in}} R + k_2 \sin(\alpha t)] + \frac{v_C}{R}.
\end{align*}
\]

where \( \alpha, k_1 \) and \( k_2 \) are

\[
\begin{align*}
\alpha &= \frac{R R_{\text{ESR}} + L}{2(R + R_{\text{ESR}}) LC}, \\
k_1 &= \frac{R}{R + R_{\text{ESR}}} i_L - \frac{R}{R + R_{\text{ESR}}} v_C - \frac{\alpha}{\omega} v_{\text{in}}, \\
k_2 &= \frac{R(R - R_{\text{ESR}})}{2(R + R_{\text{ESR}}) LC \omega} i_L - \frac{R}{(R + R_{\text{ESR}}) LC \omega} v_C + \frac{R - \alpha L}{RL \omega} v_{\text{in}}.
\end{align*}
\]

As \( i_C(t_{\text{on}}) = I_{C, \text{peak}} \), from (18), the time duration \( t_{\text{on}} \) of switch state 1 is

\[
t_{\text{on}} = -\beta_2 - \sqrt{\beta_1^2 - 2\beta_1 \beta_2}.
\]

where

\[
\begin{align*}
\beta_1 &= 2(\alpha^2 - \frac{R}{(R + R_{\text{ESR}}) LC})(R R_{\text{ESR}} + v_{\text{in}} - v_C) - \alpha(R R_{\text{ESR}} - k_2) i_L, \\
\beta_2 &= (R R_{\text{ESR}} - k_2) - \alpha(R R_{\text{ESR}} - v_C), \text{ and} \\
\beta_3 &= (R R_{\text{ESR}} - v_C - (R + R_{\text{ESR}}) I_{C, \text{peak}}).
\end{align*}
\]

After time duration \( t_{\text{on}} \), switch S is turned off and diode D is turned on, the converter operates in switch state 2. During this switch state, the inductor current \( i_L \) and capacitor voltage \( v_C \) are

\[
\begin{align*}
\frac{\text{d} i_L}{\text{d} t} &= \frac{R}{R + R_{\text{ESR}}} v_C(t) - \frac{R}{R + R_{\text{ESR}}} i_L(t), \\
\frac{\text{d} v_C}{\text{d} t} &= \frac{R}{R + R_{\text{ESR}}} i_L(t) - \frac{1}{R + R_{\text{ESR}}} v_C(t).
\end{align*}
\]

which can be solved as

\[
\begin{align*}
\left[ v_C(t) = e^{-\alpha t} [v_{\text{in}}(t_{\text{on}}) \cos(\omega t) + k_1 \sin(\omega t)] + v_{\text{in}} - v_C, \\
i_L(t) = e^{-\alpha t} [i_C(t_{\text{on}}) \cos(\omega t) + k_2 \sin(\omega t)] + v_{\text{in}} R.
\end{align*}
\]

where \( i_L(t_{\text{on}}) = I_{L, \text{peak}} \) and \( v_C(t_{\text{on}}) \) are the initial conditions of switch state 2, \( v_C(t_{\text{on}}) \) can be obtained from (18), and \( k_3 \) and \( k_4 \) in (21) are

\[
\begin{align*}
k_3 &= \frac{R}{R + R_{\text{ESR}}} i_L(t) + \frac{R}{R + R_{\text{ESR}}} C - \frac{L}{2(R + R_{\text{ESR}}) LC \omega} v_C(t_{\text{on}}), \\
k_4 &= -\frac{R}{2(R + R_{\text{ESR}}) LC \omega} i_L(t_{\text{on}}) + \frac{R}{R + R_{\text{ESR}}} C - \frac{L}{R(R + R_{\text{ESR}}) LC \omega} v_C(t_{\text{on}}).
\end{align*}
\]

In switch state 2, \( i_L \) decreases. When \( i_L \) decreases to zero before the end of the switching cycle, the converter operates in DCM, otherwise, it operates in CCM.

When the PCC-PT controlled buck converter operates in CCM, time duration \( t_{\text{off}} \) in this switch state is

\[
t_{\text{off}} = T - t_{\text{on}}.
\]

When converter operates in DCM, as \( i_L(t_2) = 0 \), where \( t_2 = t_{\text{on}} + t_{\text{off}} \) from (21), the time duration \( t_{\text{off}} \) in this switch state is

\[
t_{\text{off}} = \frac{1}{\omega} \arctan \left( \frac{R I_{C, \text{peak}} - v_{\text{in}}(t_{\text{on}})}{k_4 - R R_{\text{ESR}}} \right)
\]

After \( i_L \) decreases to zero, it remains at zero, and both switch S and diode D are turned off. The converter operates in switch state 3. During this switch state, the inductor current \( i_L \) and
capacitor voltage $v_C$ are

$$\begin{align*}
L \frac{di_s(t)}{dt} &= 0, \\
C \frac{dv_C(t)}{dt} &= -\frac{1}{R + R_{ESR}} v_C(t).
\end{align*}$$

which can be solved as

$$
\begin{align*}
\frac{v_C(t)}{v_C(t_i)} &= e^{-\frac{t}{(R + R_{ESR})}}, \\
i_s(t) &= 0.
\end{align*}
$$

where $v_C(t_i)$ is the initial condition of switch state 3, which can be obtained from (21). The time duration of switch state 3 is $t_{off2} = T_{on} - t_{off}$.

B. Discrete Iteration Model

From (18), (19), (21) and (22), the discrete iteration model of the PCC-PT controlled CCM buck converter can be derived as

$$
\begin{align*}
v_{C,n+1} &= e^{-\alpha t} \left[ (v_{C,n} - v_m) \cos \omega T + k_1 \sin \omega T \right] \\
&\quad + v_o \left[ \frac{\alpha}{\omega} \sin(\omega t_{off}) \right] e^{-\alpha t}, \\
i_{L,n+1} &= e^{-\alpha t} \left[ \frac{v_{C,n} - v_m}{R} \cos \omega T + k_1 \sin \omega T \right] \\
&\quad + v_o \left[ \frac{\alpha}{\omega} \sin(\omega t_{off}) \right] e^{-\alpha t}.
\end{align*}
$$

From (18), (19), (21), (23) and (25), the discrete iteration model of the PCC-PT controlled DCM buck converter is

$$
\begin{align*}
v_{C,n+1} &= e^{-\alpha t} \left[ (v_{C,n} - v_m) \cos \omega T + k_1 \sin \omega T \right] \\
&\quad + k_1 \sin \omega (t_{on} + t_{off}) \\
&\quad + v_o \left[ \frac{\alpha}{\omega} \sin(\omega t_{off}) \right] e^{-\alpha t}, \\
i_{L,n+1} &= 0.
\end{align*}
$$

C. Effects of Circuit Parameters on the Stability of the PCC-PT Controlled Buck Converter

Based on discrete iteration models (26) and (27), the effect of load resistance on the steady-state performance of the PCC-PT controlled buck converter is studied in this section.

Fig. 7(a) shows the bifurcation diagrams of the output voltage $v_o$ with load resistance $R$ as the bifurcation parameter. As shown in Fig. 7(a), with increased $R$, the converter goes from multi-periodicities to period-1 at $R = 72.4 \, \Omega$, which is consistent with the analysis in Section III.

Fig. 7(b) shows the bifurcation diagrams of inductor current $i_L$ with load resistance $R$ as the bifurcation parameter. Fig. 7(b) shows the operating modes of the PCC-PT controlled buck converter: for $R < 2.36 \, \Omega$, inductor current orbits are always higher than zero, that is, the converter operates in CCM; for $2.36 \, \Omega < R < 5.69 \, \Omega$, there exists $i_L = 0$, that is, the converter operates in mixed DCM-CCM; and for $R > 5.69 \, \Omega$, all inductor current orbits decrease to zero and remain at zero, that is, the converter operates in DCM. The small difference between the ranges of these three operating modes and the ranges calculated in Section III is caused by the ESR and the accuracy of model.

Fig. 7(c) shows that for all $R$, the maximal Lyapunov exponent is less than zero, which illustrates that the converter is stable.

Fig. 7(d)-(g) are the zoom-in views of Fig. 7(a), where some special periodicities are presented. Fig. 7(d) and (e) show bifurcation diagrams when the converter operates in DCM. The converter operates in period-3 with control pulse combination $1P_{HI}-2P_{LI}$ for $14.93 \, \Omega < R < 15.08 \, \Omega$, and in period-2 with control pulse combination $1P_{HI}-1P_{LI}$ for $8.62 \, \Omega < R < 8.81 \, \Omega$. Fig. 7(f) shows bifurcation diagrams when the converter operates in mixed DCM-CCM. With the decrease of $R$, the converter operates in period-8 with control pulse combination $5P_{HI}-3P_{LI}$ period-3 with control pulse combination $2P_{HI}-1P_{LI}$, and period-7 with control pulse combination $5P_{HI}-2P_{LI}$. The same control pulse combination, such as period-3 with control pulse combination $2P_{HI}-1P_{LI}$, can exist in different operating modes of the PCC-PT controlled buck converter. Fig. 7(g) shows bifurcation diagrams when the converter operates in CCM. The converter operates in period-4 with control pulse combination $3P_{HI}-1P_{LI}$ for $1.12 \, \Omega < R < 1.61 \, \Omega$. From Fig. 7(d)-(g), with increased $R$, the ratio between the number of high power control pulse $\mu_{HI}$ and low power control pulse $\mu_{LI}$ increases.

V. SIMULATION AND EXPERIMENTAL RESULTS

Fig. 8 shows simulation results of the PCC-PT controlled buck converter with the same circuit parameters as given in section II for different load resistances. Fig. 8(a) shows waveforms of output voltage $v_o$, capacitor current $i_C$, inductor
current $i_l$ and switch driving voltage $v_p$ for $R = 75 \Omega$. The load is too light to be controlled by the PCC-PT controller, $v_o$ is always higher than reference voltage $V_{ref}$, low power control pulse $P_1$ is thus continuously applied as the control pulse, and the converter operates in period-1 with the control pulse repetition cycle consisting of only $P_L$.

Fig. 8(b) and (c) show the waveforms for $R = 15 \Omega$ and $R = 8.7 \Omega$. The converter operates in DCM. For $R = 15 \Omega$, the converter operates in period-3 with control pulse combination $1P_H$-$2P_L$. For $R = 8.7 \Omega$, converter operates in period-2 with control pulse combination $1P_H$-$1P_L$.

Fig. 8(d)-(f) show the waveforms for $R = 5.1 \Omega$, $R = 4 \Omega$ and $R = 2.9 \Omega$. The converter operates in mixed DCM-CCM. For $R = 5.1 \Omega$, the converter operates in period-8 consisting of $5P_H$ and $3P_L$, and the control pulse combination is $2(2P_H$-$1P_L)$-$1(1P_H$-$1P_L)$. For $R = 4 \Omega$, the converter operates in period-3 with control pulse combination $2P_H$-$1P_L$. For $R = 2.9 \Omega$, the converter operates in period-7 which consists of $5P_H$ and $2P_L$, and the control pulse combination is $1(3P_H$-$1P_L)$-$1(2P_H$-$1P_L)$.

Fig. 8(g)-(h) show the waveforms for $R = 1.5 \Omega$ and $R = 0.3 \Omega$. The converter operates in CCM. For $R = 1.5 \Omega$, the converter operates in period-4 with control pulse combination $3P_H$-$1P_L$. For $R = 0.3 \Omega$, the converter operates in period-3 with control pulse combination $2P_H$-$1P_L$. Simulation results of Fig. 8 are consistent with the theoretical analysis results.

Fig. 9 shows transient response of PCC-PT controlled buck converter under step load current variation from 5 A to 1 A and from 1 A to 5 A, respectively. As shown in Fig. 9(a), when load current $i_o$ step decreases at time $t=10.5$ ms, as inductor current $i_l$ can not change immediately, and because of $i_C = i_l - i_o$, output capacitor current $i_C$ abruptly jumps to 3.548 A which is larger than $i_{o,peak}$, the switch $S$ is then turned off immediately. Three low power control pulses are selected as active control pulses to decrease the output voltage. After four switching cycles, the converter goes into a steady-state. The transient time is 4 switching cycles (200 $\mu$s) and the output voltage overshoot is 0.213 V (4.26%).

When load current $i_o$ step increases at time $t=10.5$ ms as shown in Fig. 9(b), $i_C$ decreases to $-4.695$ A. Two high power control pulses are selected as active control pulses to increase the output voltage. After 2 switching cycles, the converter goes into a steady-state. The transient time is 2 switching cycles (100 $\mu$s) and the output voltage sag is 0.135 V (2.7%).

By using the same circuit parameters, experimental results of the PCC-PT controlled buck converters are shown in Fig. 10. For $R = 15 \Omega$, the converter operates in period-3 with control pulse combination $1P_H$-$2P_L$, as shown in Fig. 10(a). For $R = 8.7 \Omega$, the converter operates in period-2 with control pulse combination $1P_H$-$1P_L$, as shown in Fig. 10(b). As shown in Figs. 10(a) and (b), the converter operates in DCM.

Fig. 10(c) shows that for $R = 4 \Omega$, the converter operates in mixed DCM-CCM and in period-3 with control pulse combination $2P_H$-$1P_L$. Fig. 10(d) shows that for $R = 0.3 \Omega$, the converter operates in CCM and in period-3 with control pulse combination $2P_H$-$1P_L$. These experimental results verify the theoretical analysis and simulation results.
The switch $S$ is then turned off immediately. Four low power control pulses are selected as active control pulses to decrease the output voltage. After five switching cycles, the converter goes into a steady-state. The transient response time is 5 switching cycles and the output voltage overshoot is about 0.2 V (4%). As shown in Fig. 11(b), when load current $i_o$ step increases from 1 A to 5 A, $i_c$ decreases to $-2.8$ A. One low power control pulse and one high power control pulse are selected as active control pulses to increase the output voltage. After 2 switching cycles, the converter goes into a steady-state. The transient response time is 2 switching cycles and the output voltage sag is 0.2 V (4%), approximately.

Moreover, the comparisons with the previous ripple-based control techniques are shown in Table I. From Table I, because of different switching frequencies $f$, the comparative study of transient responses of different control techniques is not obvious by comparing recovery times $\tau_R$. Thus, the switching cycle numbers of transient process, which reduces the effect of switching frequency, are considered to evaluate the transient performance. For PCC-PT controlled buck converter, only 2-5 switching cycles are required to get into steady-state, which is less than the other control techniques. Moreover, the transient response of PCC-PT controlled converters can be improved by increasing switching frequency.

### VI. Conclusion

In this paper, based on a discrete control technique, conventional PT control, for switching dc-dc converters, a PCC-PT control technique for the buck converter is proposed and analysed. Different from PT control, PCC-PT control uses peak capacitor current as a feedback control variable to generate high power control pulse $P_H$ and low power control pulse $P_L$. The output voltage variations, $\Delta v_o^H$ and $\Delta v_o^L$, of the

### Table I. Comparison Table with the Previous Works

<table>
<thead>
<tr>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
</tr>
</thead>
<tbody>
<tr>
<td>Input voltage ($v_{in}$)</td>
<td>20 V</td>
<td>12 V</td>
<td>20 V</td>
<td>20 V</td>
<td>15 V</td>
<td>12 V</td>
</tr>
<tr>
<td>Output voltage ($v_o$)</td>
<td>5 V</td>
<td>12 V</td>
<td>5 V</td>
<td>6 V</td>
<td>5 V</td>
<td>5 V</td>
</tr>
<tr>
<td>Output capacitor ($C$)</td>
<td>440 $\mu F$</td>
<td>1600 $\mu F$</td>
<td>440 $\mu F$</td>
<td>1880 $\mu F$</td>
<td>800 $\mu F$</td>
<td>470 $\mu F$</td>
</tr>
<tr>
<td>Switching frequency ($f$)</td>
<td>20 kHz</td>
<td>15 MHz (Maximum frequency)</td>
<td>20 kHz</td>
<td>16.7-66.7 kHz</td>
<td>20 kHz</td>
<td>40-125 kHz</td>
</tr>
<tr>
<td>Load range ($P_L$)</td>
<td>0.35-119.05 W</td>
<td>2.5-6.25 W</td>
<td>6-12 W</td>
<td>0.5-4.9 W</td>
<td>6-13 W</td>
<td></td>
</tr>
<tr>
<td>Operating modes</td>
<td>DCM, Mixed DCM-CCM, CCM</td>
<td>CCM</td>
<td>DCM</td>
<td>DCM</td>
<td>DCM</td>
<td>CCM</td>
</tr>
<tr>
<td>Line regulation</td>
<td>0.103 % (20 V-300 V)</td>
<td>0.112 % (20 V-300 V)</td>
<td>1.305 % (0.5 A-1.25 A)</td>
<td>1.386% (0.08-0.8 A)</td>
<td></td>
<td></td>
</tr>
<tr>
<td>Load regulation</td>
<td>0.437 % (0.1 A-6 A)</td>
<td>1.2 V</td>
<td>5 V</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Load transient</td>
<td>1-5 A</td>
<td>6-18 A</td>
<td>1-2 A</td>
<td>1-2 A</td>
<td>0.08-0.8 A</td>
<td></td>
</tr>
<tr>
<td>Recovery time ($\tau_R$)</td>
<td>50-250 $\mu s$</td>
<td>38 $\mu s$</td>
<td>1.8 ms</td>
<td>125 $\mu s$</td>
<td>50 $\mu s$</td>
<td></td>
</tr>
<tr>
<td>Switching cycle number for recovery</td>
<td>2-5 Switching cycles</td>
<td>About 50 Switching cycles</td>
<td>9 Switching cycles</td>
<td>2-8 Switching cycles</td>
<td>1 Switching cycles</td>
<td></td>
</tr>
</tbody>
</table>

### Abbreviations:

- PCM-BF: Peak current mode bifrequency control;
- ICRIF: Inductor current ripple injection feedback circuit;
- IPR: Improved pulse regulation;
- VCM-PT: Valley current mode pulse train.
PCC-PT controlled buck converter with output load variation are studied; from which, control parameter design is presented. From theory and simulation analysis, within a wide load range, $\Delta V_o^H > 0$ and $\Delta V_o^L < 0$ can always be satisfied, that is, the fast-scale oscillation in a conventional PT controlled buck converter can be eliminated. In order to better understand the characteristics of the PCC-PT control buck converter, an accurate discrete iteration model of the PCC-PT controlled buck converter was established. From this model, the effects of circuit parameters on stability performance of the PCC-PT controlled buck converter operating in DCM, mixed DCM-CCM, and CCM are studied. The presented simulation and experimental results verify the analysis.

REFERENCES


B.W. Williams received the M.Eng.Sc. degree from the University of Adelaide, Australia, in 1978, and the Ph.D. degree from Cambridge University, Cambridge, U.K., in 1980. After seven years as a Lecturer at Imperial College, University of London, U.K., he was appointed to a Chair of Electrical Engineering at Heriot-Watt University, Edinburgh, U.K., in 1986. He is currently a Professor at Strathclyde University, U.K. His teaching covers power electronics (in which he has a free internet text) and drive systems. His research activities include power semiconductor modelling and protection, converter topologies, soft switching techniques, and application of ASICs and microprocessors to industrial electronics.