Picture map of Europe with pins indicating European capital cities

Open Access research with a European policy impact...

The Strathprints institutional repository is a digital archive of University of Strathclyde's Open Access research outputs. Strathprints provides access to thousands of Open Access research papers by Strathclyde researchers, including by researchers from the European Policies Research Centre (EPRC).

EPRC is a leading institute in Europe for comparative research on public policy, with a particular focus on regional development policies. Spanning 30 European countries, EPRC research programmes have a strong emphasis on applied research and knowledge exchange, including the provision of policy advice to EU institutions and national and sub-national government authorities throughout Europe.

Explore research outputs by the European Policies Research Centre...

DC fault parameter sensitivity analysis

Page, Frederick and Adam, Grain and Finney, Stephen and Holliday, Derrick and Xu, Lie (2014) DC fault parameter sensitivity analysis. In: Proceedings of the 12th IET International Conference on Developments in Power System Protection (DPSP 2014). Institution of Engineering and Technology, Stevenage, UK. ISBN 9781849198349

[img]
Preview
Text (Page_etal_DPSP_2014_DC_fault_parameter_sensitivity_analysis)
Page_etal_DPSP_2014_DC_fault_parameter_sensitivity_analysis.pdf - Accepted Author Manuscript

Download (785kB) | Preview

Abstract

At present High Voltage Direct Current (HVDC) Voltage Source Converters (VSC) are susceptible dc faults leading to extreme currents. The fault current cannot be controlled by the converter switching flows in the anti-parallel diodes. Protection devices are, therefore, required to operate with sufficient speed to avoid device failure. A method is introduced to calculate the critical time for protection to operate. Using this method it is then shown how the critical time may be extended by way of optimization of passive system components. In order to perform this optimization a new post-fault (when the converter gating signals are inhibited) model of the Modular Multi-Level (MMC) converter is introduced which drastically reduces simulation time, allowing high resolution parameter sweeps to be performed. The model is validated and is shown to produce fault characteristics similar to that of a conventional switched model.