Picture of athlete cycling

Open Access research with a real impact on health...

The Strathprints institutional repository is a digital archive of University of Strathclyde's Open Access research outputs. Strathprints provides access to thousands of Open Access research papers by Strathclyde researchers, including by researchers from the Physical Activity for Health Group based within the School of Psychological Sciences & Health. Research here seeks to better understand how and why physical activity improves health, gain a better understanding of the amount, intensity, and type of physical activity needed for health benefits, and evaluate the effect of interventions to promote physical activity.

Explore open research content by Physical Activity for Health...

FPGA implementation of a cyclostationary detector for OFDM signals

Allan, Douglas and Crockett, Louise and Weiss, Stephan and Stuart, Kenneth and Stewart, Robert W. (2016) FPGA implementation of a cyclostationary detector for OFDM signals. In: The 2016 European Signal Processing Conference, 2016-08-29 - 2016-09-02, Hotel Hilton Budapest.

Text (Allan-etal-EUSIPCO-2016-FPGA-implementation-of-a-cyclostationary-detector-for-OFDM-signals)
Allan_etal_EUSIPCO_2016_FPGA_implementation_of_a_cyclostationary_detector_for_OFDM_signals.pdf - Accepted Author Manuscript

Download (641kB) | Preview


Due to the ubiquity of Orthogonal Frequency Division Multiplexing (OFDM) based communications standards such as IEEE 802.11 a/g/n and 3GPP Long Term Evolution (LTE), a growing interest has developed in techniques for reliably detecting the presence of these signals in dynamic radio systems. A popular approach for detection is to exploit the cyclostationary nature of OFDM communications signals. In this paper, we focus on a frequency domain cyclostationary detection algorithm first introduced by Giannakis and Dandawate and study its performance in detecting IEEE 802.11a OFDM signals in the presence of practical radio impairments such as Carrier Frequency offset (CFO), Phase Noise, I/Q Imbalance, Multipath Fading and DC offset. We then present a hardware implementation of this algorithm developed using MathWorks HDL Coder and provide implementation results after targeting to a Xilinx 7 Series FPGA device.