Picture of athlete cycling

Open Access research with a real impact on health...

The Strathprints institutional repository is a digital archive of University of Strathclyde's Open Access research outputs. Strathprints provides access to thousands of Open Access research papers by Strathclyde researchers, including by researchers from the Physical Activity for Health Group based within the School of Psychological Sciences & Health. Research here seeks to better understand how and why physical activity improves health, gain a better understanding of the amount, intensity, and type of physical activity needed for health benefits, and evaluate the effect of interventions to promote physical activity.

Explore open research content by Physical Activity for Health...

Continued operation of multi-terminal HVDC networks based on modular multilevel converters

Ased, G.P. and Li, R. and Holliday, D. and Finney, S. and Xu, L. and Williams, B.W. and Kuroda, K. and Yamamoto, R. and Ito, H. (2014) Continued operation of multi-terminal HVDC networks based on modular multilevel converters. In: Cigré International Symposium, 2015-05-27 - 2015-05-28, Lund University. (In Press)

[img] PDF (Adam-etal-CIGRE2015-multi-terminal-hvdc-networks)
Adam_etal_CIGRE2015_multi_terminal_hvdc_networks.pdf - Accepted Author Manuscript

Download (1MB)

Abstract

A comprehensive study that explores the possibility of using passive networks and active converter control to facilitate continued operation of multi-terminal HVDC networks with minimum interruption during pole-to-pole dc short-circuit faults is presented. The primary objective of this study is to achieve continued operation of any multi-terminal HVDC network using relatively slow dc circuit breakers (with minimum operation time of 10ms), without over-stressing converter switches and without converter dc link voltages falling below the peak ac line voltage. The validity of the proposed method is confirmed using time-domain simulations. Results obtained from iterative simulations confirm the possibility of further extension of fault clearance time to more than 10ms, but at the expense of increased passive component size.