Strathprints logo
Strathprints Home | Open Access | Browse | Search | User area | Copyright | Help | Library Home | SUPrimo

Arithmetic implementation techniques and methodologies for 3G uplink reception in Xilinx FPGAs

MacPherson, K.N. and Stirling, I.G. and Rice, G. and Garcia-Alis, D. and Stewart, R.W. (2002) Arithmetic implementation techniques and methodologies for 3G uplink reception in Xilinx FPGAs. In: 3rd International Conference on 3G Mobile Communications Technologies, 2002-05-08 - 2002-05-10, London.

Full text not available in this repository. (Request a copy from the Strathclyde author)

Abstract

DSP system-level design decisions can have significant effects on Field Programmable Gate Array (FPGA) hardware cost and efficiency. In this paper we demonstrate how modifymg filter coefficients and taking advantage of non-canonical implementation techniques can yield reduced FPGA hardware cost. Using the Root-Raised Cosine (RRC) pulse shaping filters required in the 3G uplink reception chain as an example, different implementation techniques are compared in terms of DSP system performance and FPGA cost. RRC filter performance is evaluated through simulation of the Adjacent Channel Selectivity (ACS) test. Simulation results are presented and the differing hardware structures are evaluated.

Item type: Conference or Workshop Item (Paper)
ID code: 39616
Keywords: 3G, field programmable gate array , filter coefficients, root-raised cosine, Electrical engineering. Electronics Nuclear engineering
Subjects: Technology > Electrical engineering. Electronics Nuclear engineering
Department: Faculty of Engineering > Electronic and Electrical Engineering
Related URLs:
Depositing user: Pure Administrator
Date Deposited: 09 May 2012 11:41
Last modified: 17 Jul 2013 15:10
URI: http://strathprints.strath.ac.uk/id/eprint/39616

Actions (login required)

View Item