Picture of smart phone in human hand

World leading smartphone and mobile technology research at Strathclyde...

The Strathprints institutional repository is a digital archive of University of Strathclyde's Open Access research outputs. Strathprints provides access to thousands of Open Access research papers by University of Strathclyde researchers, including by Strathclyde researchers from the Department of Computer & Information Sciences involved in researching exciting new applications for mobile and smartphone technology. But the transformative application of mobile technologies is also the focus of research within disciplines as diverse as Electronic & Electrical Engineering, Marketing, Human Resource Management and Biomedical Enginering, among others.

Explore Strathclyde's Open Access research on smartphone technology now...

Arithmetic implementation techniques and methodologies for 3G uplink reception in Xilinx FPGAs

MacPherson, K.N. and Stirling, I.G. and Rice, G. and Garcia-Alis, D. and Stewart, R.W. (2002) Arithmetic implementation techniques and methodologies for 3G uplink reception in Xilinx FPGAs. In: 3rd International Conference on 3G Mobile Communications Technologies, 2002-05-08 - 2002-05-10.

Full text not available in this repository. Request a copy from the Strathclyde author


DSP system-level design decisions can have significant effects on Field Programmable Gate Array (FPGA) hardware cost and efficiency. In this paper we demonstrate how modifymg filter coefficients and taking advantage of non-canonical implementation techniques can yield reduced FPGA hardware cost. Using the Root-Raised Cosine (RRC) pulse shaping filters required in the 3G uplink reception chain as an example, different implementation techniques are compared in terms of DSP system performance and FPGA cost. RRC filter performance is evaluated through simulation of the Adjacent Channel Selectivity (ACS) test. Simulation results are presented and the differing hardware structures are evaluated.