Picture of a black hole

Strathclyde Open Access research that creates ripples...

The Strathprints institutional repository is a digital archive of University of Strathclyde's Open Access research outputs. Strathprints provides access to thousands of research papers by University of Strathclyde researchers, including by Strathclyde physicists involved in observing gravitational waves and black hole mergers as part of the Laser Interferometer Gravitational-Wave Observatory (LIGO) - but also other internationally significant research from the Department of Physics. Discover why Strathclyde's physics research is making ripples...

Strathprints also exposes world leading research from the Faculties of Science, Engineering, Humanities & Social Sciences, and from the Strathclyde Business School.

Discover more...

An implementation of a gigabit Ethernet AES encryption engine for application processing in SDR

Denning, D. and Irvine, J. and Harold, N. and Dunn, P. and Devlin, M. (2004) An implementation of a gigabit Ethernet AES encryption engine for application processing in SDR. In: 60th IEEE Vehicular Technology Conference, 2004-09-26 - 2004-09-29.

Full text not available in this repository. (Request a copy from the Strathclyde author)

Abstract

In this paper, we present a Gigabit Ethernet AES (Advanced Encription Standard) Encription Engine. One of the main push factors in software-defined radio(SDR) is the use of programinable devices such as field programmable gate arrays (FPGAs) or digital a signal processors (DSPs). Including such devices in SDR base station systems allows for reconfiguration and upgrade of the communication system and the application processing. Due to the increased concerns regarding secure information, we have implemented an AES encryption engine for data processing in a SDR system using one of the latest FPGAs available. The engine is capable of simultaneously processing 2 input and 2 output data streams of 1 Gigabit each. As the system has been developed on an inchistrial scalable architecture, a further 3 FPGA daughter cards can be added to the board for further application processing, and each board could be one of many.