Loddick, S. and Mupambireyi, U. and Blair, S. and Booth, C. and Li, X. and Roscoe, Andrew J. and Daffey, K. and Rn, L.J.W. (2011) The use of real time digital simulation and hardware in the loop to de-risk novel control algorithms. In: Power electronics and applications (EPE 2011). IEEE, New York, pp. 1-10. ISBN 9781612841670
Low power demonstrators are commonly used to validate novel control algorithms. However, the response of the demonstrator to network transients and faults is often unexplored. The importance of this work has, in the past, justified facilities such as the T45 Shore Integration Test Facility (SITF) at the Electric Ship Technology Demonstrator (ESTD). This paper presents the use of real time digital simulation and hardware in the loop to de-risk a innovative control algorithm with respect to network transients and faults. A novel feature of the study is the modelling of events at the power electronics level (time steps of circa 2 μs) and the system level (time steps of circa 50 μs).
Actions (login required)