Strathprints logo
Strathprints Home | Open Access | Browse | Search | User area | Copyright | Help | Library Home | SUPrimo

The use of real time digital simulation and hardware in the loop to de-risk novel control algorithms

Loddick, S. and Mupambireyi, U. and Blair, S. and Booth, C. and Li, X. and Roscoe, Andrew J. and Daffey, K. and Rn, L.J.W. (2011) The use of real time digital simulation and hardware in the loop to de-risk novel control algorithms. In: Power electronics and applications (EPE 2011). IEEE, New York, pp. 1-10. ISBN 9781612841670

[img]
Preview
PDF
C_2011_Loddick_EPE_Converteam_RTDS_PrePrint.pdf - Draft Version

Download (1MB) | Preview

Abstract

Low power demonstrators are commonly used to validate novel control algorithms. However, the response of the demonstrator to network transients and faults is often unexplored. The importance of this work has, in the past, justified facilities such as the T45 Shore Integration Test Facility (SITF) at the Electric Ship Technology Demonstrator (ESTD). This paper presents the use of real time digital simulation and hardware in the loop to de-risk a innovative control algorithm with respect to network transients and faults. A novel feature of the study is the modelling of events at the power electronics level (time steps of circa 2 μs) and the system level (time steps of circa 50 μs).

Item type: Book Section
ID code: 36975
Keywords: propulsion, real time systems, software, hardware in the loop, transient analysis, commutation, hardware, stators, Electrical engineering. Electronics Nuclear engineering
Subjects: Technology > Electrical engineering. Electronics Nuclear engineering
Department: Faculty of Engineering > Electronic and Electrical Engineering
Depositing user: Pure Administrator
Date Deposited: 24 Jan 2012 09:24
Last modified: 21 May 2015 19:29
Related URLs:
URI: http://strathprints.strath.ac.uk/id/eprint/36975

Actions (login required)

View Item View Item