Picture of person typing on laptop with programming code visible on the laptop screen

World class computing and information science research at Strathclyde...

The Strathprints institutional repository is a digital archive of University of Strathclyde's Open Access research outputs. Strathprints provides access to thousands of Open Access research papers by University of Strathclyde researchers, including by researchers from the Department of Computer & Information Sciences involved in mathematically structured programming, similarity and metric search, computer security, software systems, combinatronics and digital health.

The Department also includes the iSchool Research Group, which performs leading research into socio-technical phenomena and topics such as information retrieval and information seeking behaviour.

Explore

Architecture of a network-in-the-Loop environment for characterizing AC power system behavior

Roscoe, Andrew J. and Mackay, Andrew and Burt, G.M. and McDonald, J.R. (2010) Architecture of a network-in-the-Loop environment for characterizing AC power system behavior. IEEE Transactions on Industrial Electronics, 57 (4). pp. 1245-1253. ISSN 0278-0046

[img]
Preview
PDF
J_2010_Roscoe_IEEE_TIE_HIL_PostPrint.pdf - Accepted Author Manuscript

Download (739kB) | Preview
[img]
Preview
Text (architecture_of_a_network-in-the-loop_environment_of_characterizingg_AC_power_system_behaviorPDF.pdf)
architecture_of_a_network-in-the-loop_environment_of_characterizingg_AC_power_system_behaviorPDF.pdf

Download (326kB) | Preview

Abstract

This paper describes the method by which a large hardware-in-the-loop environment has been realized for three-phase ac power systems. The environment allows an entire laboratory power-network topology (generators, loads, controls, protection devices, and switches) to be placed in the loop of a large power-network simulation. The system is realized by using a realtime power-network simulator, which interacts with the hardware via the indirect control of a large synchronous generator and by measuring currents flowing from its terminals. These measured currents are injected into the simulation via current sources to close the loop. This paper describes the system architecture and, most importantly, the calibration methodologies which have been developed to overcome measurement and loop latencies. In particular, a new "phase advance" calibration removes the requirement to add unwanted components into the simulated network to compensate for loop delay. The results of early commissioning experiments are demonstrated. The present system performance limits under transient conditions (approximately 0.25 Hz/s and 30 V/s to contain peak phase-and voltage-tracking errors within 5. and 1%) are defined mainly by the controllability of the synchronous generator.